- 02 Mar, 2003 1 commit
-
-
Kevin Bracey authored
OSDelink/RelinkApp now work on the list in opposite orders so that the order of vector claims doesn't get toggled. Fix for *FX5 not working due to a TST having been swapped for CMP. Checkprotectionlink option added to HAL version so CMOS lock is implemented. Updated HAL docs. Version 5.35, 4.79.2.58. Tagged as 'Kernel-5_35-4_79_2_58'
-
- 21 Feb, 2003 1 commit
-
-
Ben Avison authored
Detail: * Merged in the change to RISC OS 4.02 kernel that moved the GSTrans workspace out of scratch space. * Fixed a few bugs in callback postponement, and interrupt holes in callback dispatch. See Docs.CallbackChange for full info. * Fixed SystemSizeCMOS to SysHeapCMOS - wouldn't build as was. * Added an export of a C version of Hdr:HALDevice, based on the Hdr2H translation but with an additional struct definition. Required by SoundControl 1.00. * Added some additional location and ID allocations to Hdr:HALDevice. Required by today's HAL and SoundControl. Admin: Partially tested. Version 5.35, 4.79.2.56. Tagged as 'Kernel-5_35-4_79_2_56'
-
- 27 Jan, 2003 1 commit
-
-
Kevin Bracey authored
*Configure ANYTHINGsize was broken due to not setting R0 to ReadUnsigned IIC ack message uninternationalised OS_Memory was saying we only had 4M of RAM VDU4 scrolling when output was switched to sprite was causing corruption on use of CTRL-J and CTRL-K Default SystemSize CMOS set to 32k Version 5.35, 4.79.2.55. Tagged as 'Kernel-5_35-4_79_2_55'
-
- 22 Jan, 2003 1 commit
-
-
Ben Avison authored
Also enabled the Service_ModulePostInit/Final service calls now that the service call allocations have been confirmed. Version 5.35, 4.79.2.54. Tagged as 'Kernel-5_35-4_79_2_54'
-
- 13 Dec, 2002 1 commit
-
-
Ben Avison authored
Detail: * Rejigged documented meaning of device "Location" field so that we can fit full PCI locations in. * Defined lots of device "Type" values in Hdr:HALDevice. * Removed obsolete DMA-related HAL entries in Hdr:HALEntries (no longer required by DMAManager 0_15-4_4_2_6, no longer provided by Tungsten HAL 0.07). * OS_Hardware 2 and 3 actually work now. * Changed OS_Hardware 4 to take a maximum major version number to match. * HAL workspace is now USR mode readable. * Service calls issued after module initialisation/finalisation (see Docs.ModPostServ). Admin: OS_Hardware tested, service calls not tested. Version 5.35, 4.79.2.52. Tagged as 'Kernel-5_35-4_79_2_52'
-
- 30 Nov, 2002 1 commit
-
-
Ben Avison authored
Detail: Lots of changes since last version, at least the following: * Updated OS timestamp, removed alpha status * Negative INKEY OS version changed to &AA * GraphicsV is now alocated vector number &2A * ROM moved up to &FC000000 * Max application slot increased to 512 Mbytes (for now) * Max size of RMA increased to 256 Mbytes * RMA is now first-created dynamic area (so it gets lowest address after top of application slot) * OS_Memory 10 reimplemeted * New OS_ReadSysInfo 6 values 18-22 added * OS_ReadSysInfo 8 gains flag bit to indicate soft power-off * Misc internal top-bit-set-address fixes * *ChangeDynamicArea can take sizes in megabytes or gigabytes * Magic word "&off" in R0 passed to OS_Reset powers down if possible * Added acceleration: block copy; CLS; text window scroll up; rectangle fill * Disabled LED flashing in page mode (liable to crash) * Masked sprite plot and VDU 5 text avoids reading the screen if poss...
-
- 28 Oct, 2002 1 commit
-
-
Ben Avison authored
In the No26bitCode case (ie when abort handlers are entered in ABT32 mode), if lazy task swapping was enabled and a data abort occurred that was not a page translation fault, then the code in AMB_LazyFixUp to map in the whole application slot was being circumvented, leading to problems for abort handlers in application space because r14_abt was corrupted by any abort due to accessing the abort handler itself. The test of the FSR (to compensate for the FAR being unusable for external aborts) which prompted the circumvention has therefore been moved inside AMB_LazyFixup. Also now preserves the FSR and FAR across AMB_LazyFixUp, so they are now visible from application abort handlers if desired. Version 5.35, 4.79.2.50. Tagged as 'Kernel-5_35-4_79_2_50'
-
- 16 Oct, 2002 1 commit
-
-
Ben Avison authored
Detail: * Implemented OS_Hardware 2, 3 and 4 as described in Docs.HAL.NewAPI. * Added new OS->HAL and HAL->OS routines to register HAL devices with the OS during hard resets. * Updated Docs.HAL.NewAPI to correct inconsistencies, fill in missing definitions, and allow for interrupt sharing. * Now uses OS_LeaveOS to trigger callbacks after ROM module init. Admin: Untested. Requires new HAL. Version 5.35, 4.79.2.49. Tagged as 'Kernel-5_35-4_79_2_49'
-
- 07 Oct, 2002 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.48. Tagged as 'Kernel-5_35-4_79_2_48'
-
- 27 Jun, 2001 1 commit
-
-
Mike Stephens authored
IOMD HAL: enables fast clock for StrongARM on Medusa h/w Kernel: ARMops for StrongARM implemented. Tested moderately on HAL/32-bit minimal desktop build for Risc PC. Could do with more testing later. eg. does reentrant cache cleaning support really work? Lazy task swapping is enabled for revT or later, wahey. Version 5.35, 4.79.2.42. Tagged as 'Kernel-5_35-4_79_2_42'
-
- 26 Jun, 2001 1 commit
-
-
Mike Stephens authored
1) Bring IOMD HAL more up to date. Add support for new call HAL_CleanerSpace (preparation for StrongARM kernel support). 2) In kernel, add HAL_CleanerSpace call (preparation for StrongARM and XScale core support). Fix bug found with ARMv3 support during test on Risc PC. 3) Implement new API for kernel SWIs that have used top bits of addresses as flags. The new API has an extra flag that must be set, so kernel can distinguish and support both APIs. The reason for all this is that addresses are 32-bits now, people, keep up there. Briefly: OS_HeapSort bit 31 of r0 set for new API, r1 is full 32-bit address flags move from r1 bits 31-29 to r0 bits 30-28 OS_ReadLine bit 31 of r1 set for new API, r0 is full 32-bit address flags move from bits 31,30 of r0 to bits 30,29 of r1 OS_SubstituteArgs bit 31 of r2 set for new API, r0 is full 32-bit address flag moves from bit 31 of r0 to bit 30 of r2 Tested on Risc PC and briefly on Customer A 2 Ta Version 5.35, 4.79.2.41. Tagged as 'Kernel-5_35-4_79_2_41'
-
- 18 Jun, 2001 1 commit
-
-
Mike Stephens authored
Ursula. Quite a hairy code merge really, so let's hope it is worth it to someone. What you get (back after 2 or 3 years): - much more efficient for largish numbers of DAs (relevance to current build = approx 0) - fancy reason codes to support fast update of Switcher bar display (relevance = 0) - support for clamped maximum area sizes, to avoid address space exhaustion with big memory (relevance = 0) - better implementation of shrinkable DAs, performance wise (if lots of DAs, relevance = approx 0) - support for 'Sparse' DAs. Holey dynamic areas, Batman! (relevance, go on someone use the darned things) Moderately development tested on HAL/32bit ARM9 desktop. Note the Switcher should be compiled to use the new reason codes 6&7, for fabled desktop builds. Also, during this work, so I could see the wood for the trees, redid some source code clean up, removing pre-Medusa stuff (like I did about 3 years ago on Ursula, sigh). That's why loads of source files have changed. The new DA stuff is confined pretty much to hdr.KernelWS and s.ChangeDyn. Ta. Version 5.35, 4.79.2.38. Tagged as 'Kernel-5_35-4_79_2_38'
-
- 15 Jun, 2001 1 commit
-
-
Mike Stephens authored
Look for LongCommandLine flag, command line size currently set at 1k. For HAL/32bit builds, the kernel buffer space is at high (top bit set) address, which may break some code using signed comparisons. So *beware* that there may be some latent bugs in old kernel code using these buffers, not yet found. One such bug, in s.Arthur2 found and fixed. Tested moderately on ARM9 desktop build. Lovely to reimplement things I did two and half years ago. Version 5.35, 4.79.2.37. Tagged as 'Kernel-5_35-4_79_2_37'
-
- 13 Jun, 2001 1 commit
-
-
Kevin Bracey authored
Moved IOAllocPtr and IOAllocLimit to SkippedTables - the ARM9 got away with it because of the writeback cache, but poor souls like Simon condemned to an eternity of the ARM7 were a bit stuffed. Version 5.35, 4.79.2.34. Tagged as 'Kernel-5_35-4_79_2_34'
-
- 11 Jun, 2001 1 commit
-
-
Kevin Bracey authored
* Allows HAL-driven software resets. * Sound buffers corrected to be uncacheable. Version 5.35, 4.79.2.33. Tagged as 'Kernel-5_35-4_79_2_33'
-
- 22 May, 2001 1 commit
-
-
Mike Stephens authored
Reimplement Lazy task swapping, an amusing idea from Ursula, would have done it sooner but couldn't be bothered (humour). Currently activates for all ARMs flagged as base-restored abort model. No handling of eg. StrongARM pre-revT bug, but then the kernel no longer runs on StrongARM (progress). Still some details to fix: all aborts in current app space assumed to be missing pages, but this must be fixed to handle abort code in app space, things like debuggers marking code read only. Plus, small fixes: OS_Memory 8 returns vaguely useful info for RAM,VRAM in HAL build (temporary partial implementation) Broken handling of old BBC commands with (fx,tv etc) with no spaces fixed (fudgeulike code from Ursula, now 32-bit). Version 5.35, 4.79.2.31. Tagged as 'Kernel-5_35-4_79_2_31'
-
- 17 May, 2001 1 commit
-
-
Kevin Bracey authored
* Kernel puts sensible default FIQ handler in through the HAL. * Fix to temporary page uncaching code. Version 5.35, 4.79.2.30. Tagged as 'Kernel-5_35-4_79_2_30'
-
- 01 May, 2001 1 commit
-
-
Mike Stephens authored
spectacular new OS_Memory reason codes 13 map permanent I/O space, return logical address 14 access temporary physical mapping 15 release temporary physical mapping DA creation and I/O space creation now avoid collision if address space fills Version 5.35, 4.79.2.28. Tagged as 'Kernel-5_35-4_79_2_28'
-
- 16 Mar, 2001 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.20. Tagged as 'Kernel-5_35-4_79_2_20'
-
- 08 Mar, 2001 1 commit
-
-
Kevin Bracey authored
An attempt to do NVMemory by using part of the Flash that the OS is sitting in for Customer L. Programming algorithm works, but I'm not confident that the Kernel does the right thing yet. Version 5.35, 4.79.2.19. Tagged as 'Kernel-5_35-4_79_2_19'
-
- 07 Mar, 2001 1 commit
-
-
Kevin Bracey authored
-
- 01 Mar, 2001 1 commit
-
-
Mike Stephens authored
Version 5.35, 4.79.2.18. Tagged as 'Kernel-5_35-4_79_2_18'
-
- 01 Feb, 2001 1 commit
-
-
Dan Ellis authored
Detail: HAL entries have been entered for the Customer L UART (very much like the ARM PrimeCell, rather than the 16550). Admin: It builds. Version 5.35, 4.79.2.16. Tagged as 'Kernel-5_35-4_79_2_16'
-
- 09 Jan, 2001 1 commit
-
-
Mike Stephens authored
First attempt at ARM9 support, and general clean-up of old ARM-specific code, now using vectored ARMops. Not tested. Version 5.35, 4.79.2.14. Tagged as 'Kernel-5_35-4_79_2_14'
-
- 10 Nov, 2000 2 commits
-
-
Kevin Bracey authored
Check-in of the few last-minute changes for the Customer L demo. Nothing exciting, apart from an extended touchscreen API. Version 5.35, 4.79.2.13. Tagged as 'Kernel-5_35-4_79_2_13'
-
Mike Stephens authored
Version 5.35, 4.79.2.12. Tagged as 'Kernel-5_35-4_79_2_12'
-
- 20 Oct, 2000 2 commits
-
-
Mike Stephens authored
more use of ARMops in page manipulation, change register usage of ARmops tested by kernel boot to star prompt only Version 5.35, 4.79.2.11. Tagged as 'Kernel-5_35-4_79_2_11'
-
Kevin Bracey authored
-
- 16 Oct, 2000 2 commits
-
-
Kevin Bracey authored
More stuff. Up to the desktop now; cache on, working keyboard. Some source restructuring to start to make splitting it up into several object files more feasible.
-
Mike Stephens authored
Version 5.35, 4.79.2.9. Tagged as 'Kernel-5_35-4_79_2_9'
-
- 09 Oct, 2000 1 commit
-
-
Kevin Bracey authored
-
- 05 Oct, 2000 5 commits
-
-
Dan Ellis authored
Detail: Added the HAL NVRAM entries. Modified i2cutils to use the HAL entries for NVRAM and behave sensibly if the HAL reports that there is no NVRAM, in which case there must be a forced reset_cmos call so that the cache gets set up sensibly. Admin: Tested under the RPC emulator and appears to be working correctly, although some calls to IIC are still being made in the no nvram case. Version 5.35, 4.79.2.8. Tagged as 'Kernel-5_35-4_79_2_8'
-
Mike Stephens authored
-
Mike Stephens authored
mjs macros switch on HAL for calling video code in HAL/pseudo HAL cases vduhint code even more almost ready to move to HAL Version 5.35, 4.79.2.6. Tagged as 'Kernel-5_35-4_79_2_6'
-
Kevin Bracey authored
Version 5.35, 4.79.2.5. Tagged as 'Kernel-5_35-4_79_2_5'
-
Mike Stephens authored
further kernel/HAL split work in video area almost-HAL code for VIDC20/IOMD in vdu.vduhint, now almost divorced from kernel workspace tested briefly in Ursula desktop environment Version 5.35, 4.79.2.4. Tagged as 'Kernel-5_35-4_79_2_4'
-
- 03 Oct, 2000 1 commit
-
-
Mike Stephens authored
partial video changes for kernel/HAL split near-HAL code for VIDC/IOMD in vdu.vduhint briefly tested in Ursula desktop build still some kernel workspace dependency in near-HAL code Version 5.35, 4.79.2.3. Tagged as 'Kernel-5_35-4_79_2_3'
-
- 02 Oct, 2000 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.2. Tagged as 'Kernel-5_35-4_79_2_2'
-
- 15 Sep, 2000 1 commit
-
-
Kevin Bracey authored
* Added ARM_IMB and ARM_IMBRange SWIs as recommended by ARMv5. * Some early prototype HAL bits popped in - a lot of source restructuring still to come. * New debug target creates an AIF image with debug information, and translates this into an ASCII object file for the 16702B logic analyser. Version 5.35, 4.79.2.1. Tagged as 'Kernel-5_35-4_79_2_1'
-
- 15 Aug, 2000 1 commit
-
-
Stewart Brodie authored
Added common error cache. Detail: Fixed module header validation code which was broken in 5.22. This shouldn't have caused much of a problem as it was only a bizarre check (SWI chunk looked valid but SWI handler was 0) that would have failed - but be reported as a valid set of SWI entries. Added common error message cache. Several common errors (Buffer overflow; Number not recognised; Bad vector release; and a couple of others) are now cached the first time they are translated into a block of memory in the system heap. Admin: Tested in Ursula build - cacheing only active in Ursula build - change HdrSrc if you want it in your products too. Requires HdrSrc 0.94 Version 5.31. Tagged as 'Kernel-5_31'
-