- 28 Oct, 2009 1 commit
-
-
Ben Avison authored
Detail: Hdr:Macros has just been changed on the trunk in such a way that you now need to include Hdr:CPU.Arch as well. Previously this include file was only referenced by the Cortex branch kernel - now mirrored on the HAL branch kernel too. Admin: Verified that IOMD ROM now builds again - should fix Tungsten ROM build too. Version 5.35, 4.79.2.105. Tagged as 'Kernel-5_35-4_79_2_105'
-
- 22 Oct, 2009 1 commit
-
-
Jeffrey Lee authored
Detail: s/ChangeDyn - Swap CMP with TEQ to avoid accidental clobbering of V flag before its state is checked on return from a SWI. Errors encounterd during sparse dynamic area resize operations (OS_DynamicArea 9 & 10) should now be reported properly. Admin: Not tested, but the same fix has been proven to work on the Cortex branch. Version 5.35, 4.79.2.104. Tagged as 'Kernel-5_35-4_79_2_104'
-
- 07 Jun, 2009 2 commits
-
-
Ben Avison authored
Detail: Noted reservation of IO controller type passed to OS_Memory 9 used when system is running as a coprocessor. Not used by current code but we need to make sure that any future reservations use different numbers. Admin: No functional change. Brought to our attention by Rob Sprowson. Version 5.35, 4.79.2.103. Tagged as 'Kernel-5_35-4_79_2_103'
-
Ben Avison authored
Detail: Some users reported problems building the sources if they had other installations of perl on their build machine. The build system was using a mixture of "perl" and "<Perl$Dir>.perl" to invoke the interpreter, and sometimes but not always using "do" to expand system variables on the command line. This has now been standardised to use "do <Perl$Dir>.perl in all cases, and where possible, to use the makefile macro ${PERL}. Admin: Checked that a Tungsten build still works on a build machine with no other perl installation. "perl" was aliased to an error to ensure it wasn't used. Version 5.35, 4.79.2.102. Tagged as 'Kernel-5_35-4_79_2_102'
-
- 23 Apr, 2009 1 commit
-
-
Ben Avison authored
Detail: Castle seems to have settled on an official 5.14 build, so changed our version to distinguish our test builds from the official one. Admin: No testing required Version 5.35, 4.79.2.101. Tagged as 'Kernel-5_35-4_79_2_101'
-
- 21 Apr, 2009 1 commit
-
-
John Ballance authored
Detail: Version file updated Admin: John Ballance, Castle Version 5.35, 4.79.2.100. Tagged as 'Kernel-5_35-4_79_2_100'
-
- 15 Apr, 2009 1 commit
-
-
Ben Avison authored
Detail: Error number &1F3 allocated. Admin: Requires HdrSrc 1.63. Fix supplied by Rob Sprowson. Version 5.35, 4.79.2.99. Tagged as 'Kernel-5_35-4_79_2_99'
-
- 22 Dec, 2008 1 commit
-
-
Ben Avison authored
Detail: * Added some documentation on previously undocumented HAL calls * Corrected NVMemoryFlag_Provision bitmask to match documentation * Bugfix: NVMemoryFlag_ProtectAtEnd flag was being ignored Admin: Not tested Version 5.35, 4.79.2.98. Tagged as 'Kernel-5_35-4_79_2_98'
-
- 03 Dec, 2008 1 commit
-
-
Ben Avison authored
Version 5.35, 4.79.2.97. Tagged as 'Kernel-5_35-4_79_2_97'
-
- 04 Oct, 2008 1 commit
-
-
Ben Avison authored
Detail: Updated GraphicsV documentation Upped ROM version number - currently matches latest Castle release (5.13) Admin: No code change Version 5.35, 4.79.2.96. Tagged as 'Kernel-5_35-4_79_2_96'
-
- 22 Feb, 2006 1 commit
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.95. Tagged as 'Kernel-5_35-4_79_2_95'
-
- 16 Feb, 2006 1 commit
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.94. Tagged as 'Kernel-5_35-4_79_2_94'
-
- 07 Oct, 2005 1 commit
-
-
John Ballance authored
Detail: Admin: needed for changed module Version 5.35, 4.79.2.93. Tagged as 'Kernel-5_35-4_79_2_93'
-
- 24 Sep, 2005 1 commit
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.92. Tagged as 'Kernel-5_35-4_79_2_92'
-
- 23 Sep, 2005 1 commit
-
-
John Ballance authored
no other changes Detail: Admin: Version 5.35, 4.79.2.91. Tagged as 'Kernel-5_35-4_79_2_91'
-
- 16 Sep, 2005 1 commit
-
-
Steve Revill authored
OS_ReadSysInfo 6 (subreason code is 23 for IRQsema). This will be useful if zero page is ever protected and the IRQ semaphore moved. Version 5.35, 4.79.2.90. Tagged as 'Kernel-5_35-4_79_2_90'
-
- 15 Sep, 2005 1 commit
-
-
Ben Avison authored
Detail: Internationalisation of *Help code (ie probably dating back to RISC OS 3.1) broke the Escape condition checking. This is particularly nasty if you do *Help . on a machine with slow hardware scrolling! Admin: Not tested. Version 5.35, 4.79.2.89. Tagged as 'Kernel-5_35-4_79_2_89'
-
- 12 Sep, 2005 1 commit
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.88. Tagged as 'Kernel-5_35-4_79_2_88'
-
- 09 Jun, 2005 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.87. Tagged as 'Kernel-5_35-4_79_2_87'
-
- 18 May, 2005 1 commit
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.86. Tagged as 'Kernel-5_35-4_79_2_86'
-
- 04 May, 2005 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.85. Tagged as 'Kernel-5_35-4_79_2_85'
-
- 21 Mar, 2005 1 commit
-
-
Kevin Bracey authored
Version 5.35, 4.79.2.84. Tagged as 'Kernel-5_35-4_79_2_84'
-
- 12 Nov, 2004 1 commit
-
-
Ben Avison authored
Detail: Tightened up BBE resources export, to exclude in appropriate files (this component has a non-standard resources directory structure). Admin: Tested in a Tungsten BBE build. Retagged, since this won't affect any existing builds.
-
- 04 Nov, 2004 2 commits
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.83. Tagged as 'Kernel-5_35-4_79_2_83'
-
John Ballance authored
Detail: Kevin work, in response to D Ellis fault find Admin: Castle IP Version 5.35, 4.79.2.82. Tagged as 'Kernel-5_35-4_79_2_82'
-
- 02 Nov, 2004 1 commit
-
-
John Ballance authored
1: default ticker based vsync generated whenever no device present to do so 2: graphicsv handling and spec updated to use the hi 8 bits in the reason code (R4) to define the display number. Kernel only knows of display 0 Detail: Admin: tested castle castle added ip Version 5.35, 4.79.2.81. Tagged as 'Kernel-5_35-4_79_2_81'
-
- 29 Oct, 2004 2 commits
-
-
John Ballance authored
Detail: Admin: Version 5.35, 4.79.2.80. Tagged as 'Kernel-5_35-4_79_2_80'
-
John Ballance authored
HAL_Video_IIC_Op Detail: Admin: JB Castle IP Version 5.35, 4.79.2.79. Tagged as 'Kernel-5_35-4_79_2_79'
-
- 13 Oct, 2004 1 commit
-
-
Ben Avison authored
Detail: * I noticed in passing that the default exception handlers were broken for non-IOMD machines if the exception was raised in FIQ mode - unless you had a very large application slot, then the machine would lock up. Now properly HAL-ised. * Added a new event number, allocated for PRISM use back in June. Admin: Not tested. However, it can't make the situation any worse! Version 5.35, 4.79.2.78. Tagged as 'Kernel-5_35-4_79_2_78'
-
- 06 Oct, 2004 1 commit
-
-
Ben Avison authored
Detail: Previously, UnthreadV was only called when the IRQsema chain was empty, the link for the just-completed interrupt having just been removed. However, the information in the link is necessary to allow OS_Heap to be called from UnthreadV context, and patching up IRQsema within the UnthreadV handler prevents the implementation of a prioritised threading scheme. As a result, we must call UnthreadV every time the interrupt dispatch unthreads, and leave it up to the UnthreadV handler to distinguish between return to thread context and return from a nested interrupt handler. Admin: Will require some sort of patch to enable heap-safe prioritised threading on RISC OS-STB 5.0.0 or RISC OS 5.07, the only two released OSes with the previous UnthreadV behaviour. Version 5.35, 4.79.2.77. Tagged as 'Kernel-5_35-4_79_2_77'
-
- 08 Sep, 2004 2 commits
-
-
John Ballance authored
Detail: Admin: castle IP Version 5.35, 4.79.2.76. Tagged as 'Kernel-5_35-4_79_2_76'
-
John Ballance authored
Tungsten HAL IIC_Transfer not initialising the checksum Detail: Admin: tested at castle.. again! castle added IP Version 5.35, 4.79.2.75. Tagged as 'Kernel-5_35-4_79_2_75'
-
- 06 Sep, 2004 1 commit
-
-
John Ballance authored
Detail: CheckSumBlock called IIC_OpV to checksum byte 0 of CMOS, but read back the resultant checksum from the wrong offset (#20.. new R1 value).. now corrected to #24 as the correct offset (approx line 997). Admin: tested at castle in iyonix castle added IP Version 5.35, 4.79.2.74. Tagged as 'Kernel-5_35-4_79_2_74'
-
- 12 Aug, 2004 1 commit
-
-
John Ballance authored
Detail: Admin: Tested in ROM at Castle Version 5.35, 4.79.2.73. Tagged as 'Kernel-5_35-4_79_2_73'
-
- 05 Jul, 2004 1 commit
-
-
Ben Avison authored
Version 5.35, 4.79.2.72. Tagged as 'Kernel-5_35-4_79_2_72'
-
- 25 Jun, 2004 1 commit
-
-
Kevin Bracey authored
* Added use of CDVPoduleIRQs (from Hdr:Machine) * Fixed checksum corruption in OS_NVMemory block writes ending just below the checksum byte. * Fixed R4 corruption by OS_Byte 162 with certain HALs. Version 5.35, 4.79.2.71. Tagged as 'Kernel-5_35-4_79_2_71'
-
- 21 Jun, 2004 2 commits
-
-
Ben Avison authored
Detail: Event numbers greater than 31 are possible, it's just that OS_GenerateEvent doesn't bother cheking the event semaphores for them. However, the value returned in R1 from these OS_Bytes always indicated that such events were disabled. This suggests that OS_GenerateEvent was not always so, but the initials in comments there suggest the change was about RISC OS 3.0. The OS_Bytes now correctly reflect OS_GenerateEvent behaviour. Another bug fix is that once the event semaphores had saturated at 255, OS_Byte 13 was still happy to decrement the semaphore, so for example 256 enables followed by 255 disables would have disabled the event. Admin: Not tested. Version 5.35, 4.79.2.70. Tagged as 'Kernel-5_35-4_79_2_70'
-
Ben Avison authored
Added UnthreadV (vector &2B). Called near the end of despatch of the outermost interrupt, in IRQ32/26 mode with IRQs disabled, just before transient and non-transient callback checking is performed. Suitable for implementing a CBAI replacement. Version 5.35, 4.79.2.69. Tagged as 'Kernel-5_35-4_79_2_69'
-
- 18 Jun, 2004 1 commit
-
-
Ben Avison authored
Detail: 174: left border size 175: bottom border size 176: right border size 177: top border size Admin: Not tested. Version 5.35, 4.79.2.68. Tagged as 'Kernel-5_35-4_79_2_68'
-
- 07 May, 2004 1 commit
-
-
Kevin Bracey authored
Now pads its HAL entry table with NullHALEntry if the HAL is providing fewer entries than the Kernel needs. Helps internal Kernel use of CallHAL, but doesn't affect external OS_Hardware users. Version 5.35, 4.79.2.67. Tagged as 'Kernel-5_35-4_79_2_67'
-