Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in
BASIC BASIC
  • Project overview
    • Project overview
    • Details
    • Activity
    • Releases
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Labels
    • Labels
  • Merge requests 2
    • Merge requests 2
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Analytics
    • Analytics
    • CI/CD
    • Repository
    • Value Stream
  • Members
    • Members
  • Activity
  • Graph
  • Jobs
  • Commits
Collapse sidebar
  • RiscOS
    • SSources
  • Programmer
  • BASICBASIC
  • Merge requests
  • !9

Merged
Created Jun 12, 2021 by Jeffrey Lee@jleeDeveloper

Add missing VLD alignment options to the assembler

  • Overview 0
  • Commits 1
  • Changes 2
  • "VLD single element to all lanes" had the alignment options listed incorrectly, preventing them from working. Fix by adding a dummy option for 8 bit alignment, like "VLD single element to all lanes".
  • "VLD single 4-element structure to all lanes" was missing support for 32 bit elements with 64 bit alignment.
  • Add extra instructions to TestVFP to test all the different "single to all lanes" alignment options.
Assignee
Assign to
Reviewer
Request review from
None
Milestone
None
Assign milestone
Time tracking
Source branch: VLDAlign