- 21 Mar, 2001 2 commits
-
-
Steve Revill authored
Changed wacky immediate format. Detail: SWI number stuff now uses an internal routine rather than a call SWISWI Version 1.69. Tagged as 'Debugger-1_69'
-
Steve Revill authored
SWI number stuff also implemented in Thumb mode. Detail: Unknown SWIs were dissasembled as an 8 nibble hexadecimal number. This has been reduced to a six nibble number (as the top byte is always zero). The unknown SWI disassembled as a number stuff has also been added to Thumb mode disassembly. Only two nibbles are displayed in this mode. Admin: Tested on a RiscPC. Version 1.68. Tagged as 'Debugger-1_68'
-
- 15 Feb, 2001 1 commit
-
-
Kevin Bracey authored
Version 1.67. Tagged as 'Debugger-1_67'
-
- 14 Feb, 2001 1 commit
-
-
Steve Revill authored
Detail: The routine was returning the length of the disassembled instruction *including* the terminator. Changed to exclude it as the others do Admin: Tested on RiscPC Version 1.66. Tagged as 'Debugger-1_66'
-
- 08 Feb, 2001 1 commit
-
-
Kevin Bracey authored
* *MemoryI T now disassembles 24 instructions by default rather than 48. Version 1.65. Tagged as 'Debugger-1_65'
-
- 31 Jan, 2001 1 commit
-
-
Kevin Bracey authored
* Fixed disassembly of Thumb high MOV/ADD/CMP instructions. Version 1.64. Tagged as 'Debugger-1_64'
-
- 30 Jan, 2001 1 commit
-
-
Steve Revill authored
Detail: ADDS Rd,PC,#.. and SUBS Rd,PC,#.. were being incorrectly disassembled as ADR pseudo-instructions. Fixed. Unknown SWIs (such as OS_Undefined and User) are disassembled in the form 'SWI &<num>' so that you can re-assemble the code (and it makes more sense if you don't have a module loaded which defined that SWI). Admin: Tested on RiscPC I also added some notes on ARM v5TE to the Doc directory. May be of some use when adding compatibility for that to Debugger. Version 1.63. Tagged as 'Debugger-1_63'
-
- 08 Sep, 2000 1 commit
-
-
Kevin Bracey authored
* Changed invalid instruction to &E7FFFFFF (as per ARM recommendation that &E7FxxxFx should be used) * Branch disassembly changed - when running on a 26-bit systems, branch instructions in the lower 64M will be wrapped within 64M, but branches above 64M will not. * PC-relative LDRH family instructions calculated target address incorrectly. Version 1.62. Tagged as 'Debugger-1_62'
-
- 11 Jul, 2000 1 commit
-
-
Kevin Bracey authored
Version 1.61. Tagged as 'Debugger-1_61'
-
- 02 May, 2000 1 commit
-
-
Kevin Bracey authored
* New *ShowFPRegs command. * Added ARMv5 instructions (BLX, CLZ, BKPT, CDP2 et al) * Handling of instruction extension space adjusted as per ARMv4. * Fixed some Thumb instructions. * Added "info" form of LDC and STC. * NV condition code is now undefined, except for the new instructions using it. Version 1.60. Tagged as 'Debugger-1_60'
-
- 20 Apr, 1999 1 commit
-
-
David Cotton authored
Version 1.59. Tagged as 'Debugger-1_59'
-
- 19 Apr, 1999 1 commit
-
-
David Cotton authored
Version 1.58. Tagged as 'Debugger-1_58'
-
- 21 Sep, 1998 3 commits
-
-
Kevin Bracey authored
Version 1.57. Not tagged
-
Kevin Bracey authored
Makefile changed to use LocalRes$Path. Changed to use srccommit. Version 1.57. Tagged as 'Debugger-1_57'
-
Kevin Bracey authored
-
- 09 May, 1997 2 commits
-
-
Kevin Bracey authored
-
Kevin Bracey authored
Thumb disassembly added.
-
- 21 Jan, 1997 1 commit
-
-
Neil Turton authored
-
- 21 Nov, 1996 1 commit
-
-
Neil Turton authored
-
- 05 Nov, 1996 1 commit
-
-
Neil Turton authored
-