Skip to content

GitLab

Commit 250b8ca6 authored by Timothy E Baldwin's avatar Timothy E Baldwin Committed by ROOL
Browse files

Add RISC OS Limited OS_ReadSysInfo 6 items 

This makes SVLK and NVECTORS available.

Version 6.27. Tagged as 'Kernel-6_27'
parent 88ae7e18
Hide whitespace changes
Inline Side-by-side
Showing with 22 additions and 20 deletions
VersionASM
View file @ 250b8ca6
......@@ -9,12 +9,12 @@
GBLS Module_ApplicationDate
GBLS Module_HelpVersion
GBLS Module_ComponentName
Module_MajorVersion SETS "6.26"
Module_Version SETA 626
Module_MajorVersion SETS "6.27"
Module_Version SETA 627
Module_MinorVersion SETS ""
Module_Date SETS "05 Nov 2019"
Module_ApplicationDate SETS "05-Nov-19"
Module_Date SETS "09 Nov 2019"
Module_ApplicationDate SETS "09-Nov-19"
Module_ComponentName SETS "Kernel"
Module_FullVersion SETS "6.26"
Module_HelpVersion SETS "6.26 (05 Nov 2019)"
Module_FullVersion SETS "6.27"
Module_HelpVersion SETS "6.27 (09 Nov 2019)"
END
VersionNum
View file @ 250b8ca6
/* (6.26)
/* (6.27)
*
* This file is automatically maintained by srccommit, do not edit manually.
*
*/
#define Module_MajorVersion_CMHG 6.26
#define Module_MajorVersion_CMHG 6.27
#define Module_MinorVersion_CMHG
#define Module_Date_CMHG 05 Nov 2019
#define Module_Date_CMHG 09 Nov 2019
#define Module_MajorVersion "6.26"
#define Module_Version 626
#define Module_MajorVersion "6.27"
#define Module_Version 627
#define Module_MinorVersion ""
#define Module_Date "05 Nov 2019"
#define Module_Date "09 Nov 2019"
#define Module_ApplicationDate "05-Nov-19"
#define Module_ApplicationDate "09-Nov-19"
#define Module_ComponentName "Kernel"
#define Module_FullVersion "6.26"
#define Module_HelpVersion "6.26 (05 Nov 2019)"
#define Module_LibraryVersionInfo "6:26"
#define Module_FullVersion "6.27"
#define Module_HelpVersion "6.27 (09 Nov 2019)"
#define Module_LibraryVersionInfo "6:27"
s/Middle
View file @ 250b8ca6
......@@ -1545,16 +1545,18 @@ osri6_table
; 21 = Timer 0 latch value
; 22 = FastTickerV counts per second
; 23 = Vector claimants table
; 24 = Number of vectors supported
; 25 = IRQSTK
; 26 = JTABLE-SWIRelocation
; 27 = Address of branch back to OS after SWIs
DCD JTABLE-SWIRelocation ;18 - relocated base of OS SWI despatch table
DCD DefaultIRQ1V+(Devices-DefaultIRQ1Vcode) ;19 - relocated base of IRQ device head nodes
DCD DefaultIRQ1V+(Devices-DefaultIRQ1Vcode) ;20 - relocated end of IRQ device head nodes. NOTE: Gets fixed up when read
DCD IRQSTK ;21 - top of the IRQ stack
DCD SoundWorkSpace ;22 - workspace (8K) and buffers (2*4K)
DCD ZeroPage+IRQsema ;23 - the address of the IRQ semaphore
; ROL compatable:
DCD NVECTORS ;24 - Number of vectors supported
DCD IRQSTK ;25 - top of the IRQ stack
DCD JTABLE-SWIRelocation ;26 - relocated base of OS SWI despatch table
DCD SLVK ;27 - Address of branch back to OS after SWIs
% (256-(.-osri6_table))
; Use 64+ for a repeat of the danger zone, and our new allocations
DCD JTABLE-SWIRelocation ;64 - relocated base of OS SWI despatch table
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment