GitLab

Without this, some CPUs (including Cortex-A72) take the undefined instruction
trap when encountering any CP15-encoded barrier instructions.

Requires RiscOS/Sources/Programmer/HdrSrc!1

Version 6.20. Tagged as 'Kernel-6_20'