• Robert Sprowson's avatar
    Add remaining PCIe setup steps · 0eae18b2
    Robert Sprowson authored
    Memory window now enabled on the VIA VL805, on-chip bridge set to forward memory transactions, ARM CPU to PCI address space translated.
    Since we know there's only the VIA chip on the bus, there's no dynamic probing going on like platforms that have PCI sockets. Its BAR settings are derived from defines at the top of PCI.s, so to browse the XHCI capability registers just peek at
      *Memory p 600100000 +20
    Only 1 of the 4 address space translation windows is used.
    0eae18b2
PCI 10.6 KB