Top 30.6 KB
Newer Older
1
;
Ben Avison's avatar
Ben Avison committed
2
; Copyright (c) 2012, RISC OS Open Ltd
3
; Copyright (c) 2012, Adrian Lees
Ben Avison's avatar
Ben Avison committed
4
; All rights reserved.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met:
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;
; With many thanks to Broadcom Europe Ltd for releasing the source code to
; its Linux drivers, thus making this port possible.
;

        AREA    |!!!ROMStart|, CODE, READONLY, PIC

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Machine.<Machine>
        GET     Hdr:HALSize.<HALSize>
40 41 42 43
        GET     Hdr:FSNumbers
        GET     Hdr:NewErrors
        GET     Hdr:BCMSupport
        $GetMEMM
44 45 46

        GET     Hdr:HALEntries

Ben Avison's avatar
Ben Avison committed
47
        GET     hdr.BCM2835
48 49 50
        GET     hdr.StaticWS
        GET     hdr.CastleMacros

51
        IMPORT  Interrupt_Init
Ben Avison's avatar
Ben Avison committed
52 53 54 55 56 57 58 59 60 61 62
        IMPORT  HAL_IRQEnable
        IMPORT  HAL_IRQDisable
        IMPORT  HAL_IRQClear
        IMPORT  HAL_IRQSource
        IMPORT  HAL_IRQStatus
        IMPORT  HAL_FIQEnable
        IMPORT  HAL_FIQDisable
        IMPORT  HAL_FIQDisableAll
        IMPORT  HAL_FIQClear
        IMPORT  HAL_FIQSource
        IMPORT  HAL_FIQStatus
Jeffrey Lee's avatar
Jeffrey Lee committed
63
        IMPORT  HAL_IRQMax
64

65
        IMPORT  Timer_Init
Ben Avison's avatar
Ben Avison committed
66 67 68 69 70 71 72
        IMPORT  HAL_Timers
        IMPORT  HAL_TimerDevice
        IMPORT  HAL_TimerGranularity
        IMPORT  HAL_TimerMaxPeriod
        IMPORT  HAL_TimerSetPeriod
        IMPORT  HAL_TimerPeriod
        IMPORT  HAL_TimerReadCountdown
John Ballance's avatar
John Ballance committed
73
        IMPORT  HAL_TimerIRQClear
74

Ben Avison's avatar
Ben Avison committed
75 76 77 78 79
        IMPORT  HAL_CounterRate
        IMPORT  HAL_CounterPeriod
        IMPORT  HAL_CounterRead
        IMPORT  HAL_CounterDelay

Ben Avison's avatar
Ben Avison committed
80
        IMPORT  IIC_Init
Ben Avison's avatar
Ben Avison committed
81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
        IMPORT  HAL_IICBuses
        IMPORT  HAL_IICType
        IMPORT  HAL_IICTransfer
        IMPORT  HAL_IICMonitorTransfer

        IMPORT  HAL_NVMemoryType
        IMPORT  HAL_NVMemorySize
        IMPORT  HAL_NVMemoryPageSize
        IMPORT  HAL_NVMemoryProtectedSize
        IMPORT  HAL_NVMemoryProtection
        IMPORT  HAL_NVMemoryRead
        IMPORT  HAL_NVMemoryWrite

        IMPORT  HAL_UARTPorts
        IMPORT  HAL_UARTStartUp
        IMPORT  HAL_UARTShutdown
        IMPORT  HAL_UARTFeatures
        IMPORT  HAL_UARTReceiveByte
        IMPORT  HAL_UARTTransmitByte
        IMPORT  HAL_UARTLineStatus
        IMPORT  HAL_UARTInterruptEnable
        IMPORT  HAL_UARTRate
        IMPORT  HAL_UARTFormat
        IMPORT  HAL_UARTFIFOSize
        IMPORT  HAL_UARTFIFOClear
        IMPORT  HAL_UARTFIFOEnable
        IMPORT  HAL_UARTFIFOThreshold
        IMPORT  HAL_UARTInterruptID
        IMPORT  HAL_UARTBreak
        IMPORT  HAL_UARTModemControl
        IMPORT  HAL_UARTModemStatus
        IMPORT  HAL_UARTDevice
113
        IMPORT  HAL_UARTDefault
Ben Avison's avatar
Ben Avison committed
114

115
 [ Debug
Ben Avison's avatar
Ben Avison committed
116 117
        IMPORT  HAL_DebugRX
        IMPORT  HAL_DebugTX
118
 ]
Ben Avison's avatar
Ben Avison committed
119

120
        IMPORT  HAL_PlatformName
Ben Avison's avatar
Ben Avison committed
121 122 123 124 125 126 127

        IMPORT  HAL_KbdScanSetup
        IMPORT  HAL_KbdScan
        IMPORT  HAL_KbdScanFinish
        IMPORT  HAL_KbdScanInterrupt

        IMPORT  HAL_USBControllerInfo
128

129 130
        IMPORT  SDIO_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
131 132
        IMPORT  DMA_InitDevices

133 134 135 136
        IMPORT  GPIO_InitDevices

        IMPORT  VCHIQ_InitDevices

137 138
        IMPORT  Video_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
139 140
        IMPORT  RTC_InitDevices

141 142
        IMPORT  SPI_InitDevices

143 144
        IMPORT  Touch_InitDevices

145 146
        IMPORT  BCMMBox_InitDevices

147 148 149
        IMPORT  HAL_SendHostMessage
        IMPORT  HAL_QueryPlatform

Ben Avison's avatar
Ben Avison committed
150
        EXPORT  HAL_Base
151
        IMPORT  memcpy
152 153

     [ HALDebug
Jeffrey Lee's avatar
Jeffrey Lee committed
154 155
        EXPORT  HAL_DebugHexTX4
        EXPORT  HAL_DebugTXStrInline
156 157
     ]

Ben Avison's avatar
Ben Avison committed
158 159
        EXPORT  reset
        EXPORT  workspace
160

Ben Avison's avatar
Ben Avison committed
161
        ENTRY
162

Robert Sprowson's avatar
Robert Sprowson committed
163 164
HAL_Base

Ben Avison's avatar
Ben Avison committed
165 166 167 168 169 170 171
reset   B       start
undef   B       undefined_instr
swi     B       swi_instr
pabort  B       prefetch_abort
dabort  B       data_abort
irq     B       interrupt
fiq     B       fast_interrupt
172

Robert Sprowson's avatar
Robert Sprowson committed
173 174 175 176 177 178 179 180 181 182 183 184 185 186 187
        ; exception handlers just for use during HAL init,
        ;   in case something goes wrong
undefined_instr
        B       .
swi_instr
        B       .
prefetch_abort
        B       .
data_abort
        B       .
interrupt
        B       .
fast_interrupt
        B       .

Ben Avison's avatar
Ben Avison committed
188
        ALIGN   256
189

Ben Avison's avatar
Ben Avison committed
190 191 192 193
atags   ; list of 'atags' structures constructed here by the loader code
        ; running on VideoCore, describing
        ; - available memory
        ; - command line parameters, including framebuffer parameters
194

Ben Avison's avatar
Ben Avison committed
195
        ALIGN   4096
196 197 198

end_stack
workspace
Ben Avison's avatar
Ben Avison committed
199
        %       sizeof_workspace
200

Robert Sprowson's avatar
Robert Sprowson committed
201 202
        ALIGN   32768
        ASSERT  . - HAL_Base = 32768
203

204 205 206 207 208 209 210 211 212 213 214
start
        MRC     p15, 0, lr, c0, c0, 0    ; read Main ID Register
        AND     lr, lr, #&FF00
        CMP     lr, #&C000               ; xxxxB76x for ARM1176, xxxxC07x for Cortex-A7
        BCC     %F02                     ; no MPIDR or HYP mode in ARM1176

        ; Sometimes a secondary CPU gets here (indicates a bug somewhere)
        ; Prevent it doing any further damage if so
        MRC     p15, 0, lr, c0, c0, 5   ; read MPIDR
        TST     lr, #&FF
01      WFINE
Robert Sprowson's avatar
Robert Sprowson committed
215
        BNE     %BT01
216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231

        ; Some versions of the firmware call us in HYP mode, which requires
        ; a secret handshake to drop into SVC mode
        MRS     lr, CPSR
        AND     lr, lr, #M32_bits
        TEQ     lr, #HYP32_mode
        BNE     %F02

        ADR     lr, %F03
        MSR     SPSR_cxsf, #F32_bit+I32_bit+SVC32_mode
        MSR     SPSR_x, #A32_bit
        MSR     elr_hyp, lr
        ERET
02
        MSR     CPSR_c,#F32_bit+I32_bit+SVC32_mode
03
Ben Avison's avatar
Ben Avison committed
232 233 234
        ADRL    v1, HAL_Base + OSROM_HALSize    ; v1 -> RISC OS image
        LDR     v8, [v1, #OSHdr_Entries]
        ADD     v8, v8, v1                      ; v8 -> RISC OS entry table
235

Ben Avison's avatar
Ben Avison committed
236 237 238
        ; Ensure CPU is 'set up' (typically enables ICache)
        MOV     a1, #0
        CallOSM OS_InitARM
239

Ben Avison's avatar
Ben Avison committed
240 241
        ADRL    sb,workspace
        ADRL    R13,end_stack
242 243
        ADRL    r4, reset
        STR     r4, MMUOffBaseAddr
244 245 246 247 248
        MRC     p15,0,r4,c0,c0,0         ; read Main ID Register
        AND     r4,r4,#&FF00
        CMP     r4,#&C000                ; xxxxB76x for ARM1176, xxxxC07x for Cortex-A7
        LDRCC   r4,=IO_Base_BCM2835
        LDRCS   r4,=IO_Base_BCM2836
249
        STR     r4,PeriBase
250 251

 [ HALDebug
252 253 254 255 256 257
        mov     a1, #1
        bl      HAL_UARTStartUp          ; start early for debug use
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup",10,0
        ALIGN
 ]
Jeffrey Lee's avatar
Jeffrey Lee committed
258 259 260 261 262 263 264 265 266 267 268 269 270

 [ JTAG
        ; Configure the GPIO pins used for JTAG
        LDR     a1, PeriBase
        ADD     a1, a1, #GPIO_Base
        LDR     a2, [a1, #GPFSel2]
        LDR     a3, =&3f00003f
        AND     a2, a2, a3 ; Keep settings for 20, 21, 28, 29
        LDR     a3, =(3<<6)+(3<<9)+(3<<12)+(3<<15)+(3<<18)+(3<<21) ; Set 22-27 to alt4
        ORR     a2, a2, a3
        STR     a2, [a1, #GPFSel2]
 ]

Jeffrey Lee's avatar
Jeffrey Lee committed
271 272 273
        ; Enable USB power
        ; Note - may need changing to enable other devices in future
        ; Looks like we need to write the logical OR of all the devices we want enabled
274 275 276 277
        MOV     r1, #0
        LDR     r0,=(16:SHL:MB_Pwr_USB)+MB_Chan_Pwr
        BL      HAL_SendHostMessage

278 279 280 281 282 283 284 285 286
        ; From config.txt we might have loaded some CMOS settings above the ROM,
        ; import those into our workspace (they may subsequently turn out to be junk)
        ADRL    a1, HAL_Base + OSROM_HALSize
        LDR     a3, [a1, #OSHdr_ImageSize]
        ADD     a2, a3, a1              ; loaded immediately after OS image
        ADR     a1, SimulatedCMOS
        LDR     a3, =?SimulatedCMOS
        BL      memcpy

Robert Sprowson's avatar
Robert Sprowson committed
287
        ; Query the platform
288 289
        BL      HAL_QueryPlatform

290 291 292 293 294
 [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup2",10,0
        ALIGN
 ]
Robert Sprowson's avatar
Robert Sprowson committed
295 296
        LDR     v3, ARM_Base
        LDR     v4, ARM_Size
297 298 299 300 301 302 303 304 305
      [ HALDebug
        ADRL    a1, reset
        BL      HAL_DebugHexTX4
        MOV     a1, v3
        BL      HAL_DebugHexTX4
        MOV     a1, v4
        BL      HAL_DebugHexTX4
        BL      HAL_DebugTXStrInline
        DCB     "ROM start, RAM start, RAM size", 10, 0
306
        ALIGN
307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
      ]
relocate_code
        ; Relocate ROM to high end of RAM
        ADRL    v1, HAL_Base + OSROM_HALSize
        LDR     v2, [v1, #OSHdr_ImageSize]
        LDR     lr, [v1, #OSHdr_Flags]
        TST     lr, #OSHdrFlag_SupportsCompression
        LDRNE   lr, [v1, #OSHdr_CompressedSize]
        MOVEQ   lr, v2
        SUB     v1, v1, #OSROM_HALSize ; Start of HAL
        ADD     v2, v2, #OSROM_HALSize ; Size of HAL+OS
        ADD     lr, lr, #OSROM_HALSize ; Size of compressed HAL+OS
        ADD     v5, v1, lr ; End of OS
        ADD     v7, v3, v4 ; End of RAM
        SUB     ip, v7, v2 ; New start address of HAL
        CMP     v1, ip
        BEQ     relocate_10 ; No copy needed
        CMP     v1, v7
        BHI     relocate_20 ; We're in some ROM above RAM. OK to continue with copy.
        CMP     v5, ip
        BLS     relocate_20 ; We're in some ROM/RAM below our copy destination. OK to continue with copy.
        ; Else we currently overlap the area we want to copy ourselves into.
        SUB     ip, v1, lr ; Copy the HAL+OS to just before itself.
relocate_20
        MOV     a1, ip ; Copy dest
        MOV     a2, v1 ; Copy source
        MOV     a3, lr ; Copy length
relocate_30
        LDR     a4, [a2], #4
        SUBS    a3, a3, #4
        STR     a4, [a1], #4
        BGT     relocate_30
        MOV     a1, #0
        MCR     p15, 0, a1, c7, c10, 4 ; drain write buffer
        MCR     p15, 0, a1, c7, c5, 0 ; invalidate I-Cache
        ; Jump to our new copy
        ADR     a1, relocate_code
        SUB     a2, ip, v1
        ADD     a1, a1, a2 ; relocate our branch target
        ADD     v8, v8, a2 ; Update OS entry table ptr
        MOV     pc, a1
relocate_10
        ; Copy completed, reset stack & workspace ptrs
        ADD     sp, v3, #4096 ; Use RAM for stack instead of bits of ROM
        ADRL    sb, workspace ; However workspace is still in ROM :(
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "ROM relocated", 10, 0
        ALIGN
      ]

358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404
        ; If we're a multi-core chip, the other cores should be sat in a boot
        ; stub located at &0, waiting for us to give them the address of some
        ; code to execute. Move them into a holding space in the relocated ROM
        ; so that we don't break them when we overwrite the boot stub.
        MRC     p15, 0, lr, c0, c0, 0    ; read Main ID Register
        AND     lr, lr, #&FF00
        CMP     lr, #&C000               ; xxxxB76x for ARM1176, xxxxC07x for Cortex-A7
        BCC     clear_ram
        LDR     a1, =QA7_BASE
        MVN     a2, #0
        STR     a2, [a1, #QA7_CORE0_MBOX1_RDCLR] ; Clear our mailboxes
        STR     a2, [a1, #QA7_CORE0_MBOX2_RDCLR]
        STR     a2, [a1, #QA7_CORE0_MBOX3_RDCLR]
        DSB
        ADR     a2, holding_pattern
        STR     a2, [a1, #QA7_CORE1_MBOX3_SET] ; Each core is sat waiting for mailbox 3
        STR     a2, [a1, #QA7_CORE2_MBOX3_SET]
        STR     a2, [a1, #QA7_CORE3_MBOX3_SET]
        DSB
        SEV     ; Current boot stub just has the cores in a spin loop, but use SEV just in case future stubs are more power-conscious
        ; Now wait for the cores to acknowledge the request (input via our mailboxes)
        MOV     a3, #1<<20 ; Timeout
        MOV     a4, #QA7_CORE0_MBOX1_RDCLR
10
        SUBS    a3, a3, #1
        BEQ     %FT20
        LDR     a2, [a1, a4]
        CMP     a2, #0
        BEQ     %BT10
        CMP     a4, #QA7_CORE0_MBOX3_RDCLR
        ADDNE   a4, a4, #QA7_CORE0_MBOX2_RDCLR-QA7_CORE0_MBOX1_RDCLR
        BNE     %BT10
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "Aux cores in holding pattern", 10, 0
        ALIGN
        B       %FT25
      ]
20
      [ HALDebug
        BL       HAL_DebugTXStrInline
        DCB      "Failed waking cores", 10, 0
        ALIGN
25
      ]

clear_ram
405 406 407 408 409
        ; Clear RAM
        ; v3 is start of RAM
        ; ip is end of RAM/start of ROM
        ; Note this code will clear the stack, but there shouldn't be anything on it yet anyway
        MOV     a1, ip
Ben Avison's avatar
Ben Avison committed
410 411 412
        MOV     a2, #0
        MOV     a3, #0
        MOV     a4, #0
413
        MOV     v1, #0
Ben Avison's avatar
Ben Avison committed
414 415 416 417
        MOV     v4, #0
        MOV     v5, #0
        MOV     v7, #0
        MOV     lr, #0
418

419 420 421 422 423 424 425
clear_lp1
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        CMP     a1, v3
        BHI     clear_lp1
Robert Sprowson's avatar
Robert Sprowson committed
426
        MOV     a2, v3
427
        MOV     a3, ip
428
 [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
429
        BL      HAL_DebugTXStrInline
430 431
        DCB     "HalStartup3 .. rst  rend",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
432 433 434 435
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
436
 ]
Ben Avison's avatar
Ben Avison committed
437
        MVN     a4, #0
438 439
        MOV     a1, #0
        STR     a1, [sp, #-4]!  ;reference handle (NULL for first call)
Ben Avison's avatar
Ben Avison committed
440
        CallOSM OS_AddRAM
441

Ben Avison's avatar
Ben Avison committed
442
        STR     a1,[sp] ;ref for next call
443

Ben Avison's avatar
Ben Avison committed
444
        ; OS kernel informed of RAM areas
445

ROOL's avatar
ROOL committed
446 447 448 449 450
        LDR     a2, PeriBase
        ADD     a2, a2, #PM_Base
        LDR     a2, [a2, #PM_RSTS] ; consider reset status
        TST     a2, #PM_RSTS_HADPOR

Ben Avison's avatar
Ben Avison committed
451
        LDR     a4,[sp],#4      ;!!! ref from last AddRAM
452
        MOV     a1, #OSStartFlag_RAMCleared
ROOL's avatar
ROOL committed
453
        ORRNE   a1, a1, #OSStartFlag_POR
454 455 456 457 458
        ADRL    a2, HAL_Base + OSROM_HALSize       ; a2 -> RISC OS image
        ADR     a3, HALdescriptor

        CallOSM OS_Start

Ben Avison's avatar
Ben Avison committed
459
        ; OS_Start doesn't return....invokes HAL_Init after MMU activation
460

461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486
holding_pattern
        ; Auxilliary cores arrive here
        ; First, work out who we are
        MRC     p15, 0, a1, c0, c0, 5 ; Read MPIDR
        AND     a1, a1, #3            ; Extract core number (should be 1-3)
      [ HALDebug
        DSB
        LDR     a2, =IO_Base_BCM2836+UART_Base
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
        DSB
        ; Clear our mailbox register
        LDR     a2, =QA7_BASE
        ADD     a3, a2, #QA7_CORE0_MBOX0_SET
        ADD     a3, a3, a1, LSL #2    ; Box to reply to core 0 on
        ADD     a4, a2, #QA7_CORE0_MBOX3_RDCLR
        ADD     a4, a4, a1, LSL #4    ; Box to receive instructions via
        MVN     v1, #0
        STR     v1, [a4]
        DSB
        ; Let the master core know that we're here
        STR     pc, [a3]              ; Any non-zero should do
        ; Now wait for further instruction
10
        WFE
487
        LDR     v1, [a4]
488 489 490 491 492 493 494 495
        CMP     v1, #0
        BEQ     %BT10
      [ HALDebug
        DSB
        LDR     a2, =IO_Base_BCM2836+UART_Base
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
496
        ADR     lr, holding_pattern   ; Allow return to the holding pattern to simplify testing
497 498 499 500
        BX      v1

        LTORG

501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549
HALdescriptor   DATA
        DCD     HALFlag_NCNBWorkspace
        DCD     HAL_Base - HALdescriptor
        DCD     OSROM_HALSize
        DCD     HAL_EntryTable - HALdescriptor
        DCD     HAL_Entries
        DCD     sizeof_workspace

HAL_EntryTable  DATA
        HALEntry HAL_Init

        HALEntry HAL_IRQEnable
        HALEntry HAL_IRQDisable
        HALEntry HAL_IRQClear
        HALEntry HAL_IRQSource
        HALEntry HAL_IRQStatus
        HALEntry HAL_FIQEnable
        HALEntry HAL_FIQDisable
        HALEntry HAL_FIQDisableAll
        HALEntry HAL_FIQClear
        HALEntry HAL_FIQSource
        HALEntry HAL_FIQStatus

        HALEntry HAL_Timers
        HALEntry HAL_TimerDevice
        HALEntry HAL_TimerGranularity
        HALEntry HAL_TimerMaxPeriod
        HALEntry HAL_TimerSetPeriod
        HALEntry HAL_TimerPeriod
        HALEntry HAL_TimerReadCountdown

        HALEntry HAL_CounterRate
        HALEntry HAL_CounterPeriod
        HALEntry HAL_CounterRead
        HALEntry HAL_CounterDelay

        HALEntry HAL_NVMemoryType
        HALEntry HAL_NVMemorySize
        HALEntry HAL_NVMemoryPageSize
        HALEntry HAL_NVMemoryProtectedSize
        HALEntry HAL_NVMemoryProtection
        NullEntry ; HAL_NVMemoryIICAddress
        HALEntry HAL_NVMemoryRead
        HALEntry HAL_NVMemoryWrite

        HALEntry HAL_IICBuses
        HALEntry HAL_IICType
        NullEntry ; HAL_IICSetLines
        NullEntry ; HAL_IICReadLines
550
        NullEntry ; HAL_IICDevice
551 552 553
        HALEntry HAL_IICTransfer
        HALEntry HAL_IICMonitorTransfer

554 555 556 557 558 559 560 561 562 563 564 565 566 567 568
        NullEntry ; HAL_VideoFlybackDevice
        NullEntry ; HAL_VideoSetMode
        NullEntry ; HAL_VideoWritePaletteEntry
        NullEntry ; HAL_VideoWritePaletteEntries
        NullEntry ; HAL_VideoReadPaletteEntry
        NullEntry ; HAL_VideoSetInterlace
        NullEntry ; HAL_VideoSetBlank
        NullEntry ; HAL_VideoSetPowerSave
        NullEntry ; HAL_VideoUpdatePointer
        NullEntry ; HAL_VideoSetDAG
        NullEntry ; HAL_VideoVetMode
        NullEntry ; HAL_VideoPixelFormats
        NullEntry ; HAL_VideoFeatures
        NullEntry ; HAL_VideoBufferAlignment
        NullEntry ; HAL_VideoOutputFormat
569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607

        NullEntry ; HALEntry HAL_MatrixColumns
        NullEntry ; HALEntry HAL_MatrixScan

        NullEntry ; HALEntry HAL_TouchscreenType
        NullEntry ; HALEntry HAL_TouchscreenRead
        NullEntry ; HALEntry HAL_TouchscreenMode
        NullEntry ; HALEntry HAL_TouchscreenMeasure

        HALEntry HAL_MachineID

        HALEntry HAL_ControllerAddress
        HALEntry HAL_HardwareInfo
        HALEntry HAL_SuperIOInfo
        HALEntry HAL_PlatformInfo
        NullEntry ; HALEntry HAL_CleanerSpace

        HALEntry HAL_UARTPorts
        HALEntry HAL_UARTStartUp
        HALEntry HAL_UARTShutdown
        HALEntry HAL_UARTFeatures
        HALEntry HAL_UARTReceiveByte
        HALEntry HAL_UARTTransmitByte
        HALEntry HAL_UARTLineStatus
        HALEntry HAL_UARTInterruptEnable
        HALEntry HAL_UARTRate
        HALEntry HAL_UARTFormat
        HALEntry HAL_UARTFIFOSize
        HALEntry HAL_UARTFIFOClear
        HALEntry HAL_UARTFIFOEnable
        HALEntry HAL_UARTFIFOThreshold
        HALEntry HAL_UARTInterruptID
        HALEntry HAL_UARTBreak
        HALEntry HAL_UARTModemControl
        HALEntry HAL_UARTModemStatus
        HALEntry HAL_UARTDevice

        HALEntry HAL_Reset

608
      [ Debug
609 610
        HALEntry HAL_DebugRX
        HALEntry HAL_DebugTX
611 612 613 614
      |
        NullEntry ; HAL_DebugRX
        NullEntry ; HAL_DebugTX
      ]
615 616 617 618 619 620 621 622 623 624 625 626

        NullEntry ; HAL_PCIFeatures
        NullEntry ; HAL_PCIReadConfigByte
        NullEntry ; HAL_PCIReadConfigHalfword
        NullEntry ; HAL_PCIReadConfigWord
        NullEntry ; HAL_PCIWriteConfigByte
        NullEntry ; HAL_PCIWriteConfigHalfword
        NullEntry ; HAL_PCIWriteConfigWord
        NullEntry ; HAL_PCISpecialCycle
        NullEntry ; HAL_PCISlotTable
        NullEntry ; HAL_PCIAddresses

627 628 629
        HALEntry HAL_PlatformName
        NullEntry
        NullEntry
630 631 632 633 634 635 636 637 638 639 640 641

        HALEntry HAL_InitDevices

        HALEntry HAL_KbdScanSetup
        HALEntry HAL_KbdScan
        HALEntry HAL_KbdScanFinish
        HALEntry HAL_KbdScanInterrupt

        HALEntry HAL_PhysInfo

        HALEntry HAL_USBControllerInfo

Jeffrey Lee's avatar
Jeffrey Lee committed
642
        HALEntry HAL_IRQMax
643

644
        NullEntry ; HALEntry HAL_VideoRender
645

646 647 648
        NullEntry ; HAL_USBPortPower
        NullEntry ; HAL_USBPortStatus
        NullEntry ; HAL_USBPortDevice
649

650
        NullEntry ; HALEntry HAL_VideoIICOp
651

John Ballance's avatar
John Ballance committed
652
        HALEntry  HAL_TimerIRQClear
653 654 655 656
        NullEntry ; HAL_TimerIRQStatus

        HALEntry HAL_ExtMachineID

657
        NullEntry ; HALEntry HAL_VideoFramestoreAddress
658

659
        HALEntry HAL_UARTDefault
660

661
        NullEntry ; HALEntry HAL_VideoStartupMode
662

663 664 665 666 667 668 669
HAL_Entries     * (.-HAL_EntryTable)/4

;--------------------------------------------------------------------------------------
; HAL Initialisation callback from OS kernel
;--------------------------------------------------------------------------------------

HAL_Init
Robert Sprowson's avatar
Robert Sprowson committed
670
        Push    "v5, lr"
671

Robert Sprowson's avatar
Robert Sprowson committed
672
        MOV     v5, a2
Ben Avison's avatar
Ben Avison committed
673
        BL      SetUpOSEntries
674

675
        MOV     a1, #0                   ; map in the IO space
676 677 678 679 680
        MRC     p15, 0, a2, c0, c0, 0    ; read Main ID Register
        AND     a2, a2, #&FF00
        CMP     a2, #&C000               ; xxxxB76x for ARM1176, xxxxC07x for Cortex-A7
        LDRCC   a2, =IO_Base_BCM2835
        LDRCS   a2, =IO_Base_BCM2836
681 682 683 684
        LDR     a3, =IO_Size
        CallOS  OS_MapInIO
        STR     a1, PeriBase

685
 [ Debug
686 687
        MOV     a1,#0                   ; start the uart ..we use it for debug
        BL      HAL_UARTStartUp         ; restart to capture logical io address
688
   [ HALDebug
689 690
        bl      HAL_DebugTXStrInline
        DCB     "HalStart from OS",10,0
Robert Sprowson's avatar
Robert Sprowson committed
691
        ALIGN
692 693
   ]
 ]
694

695 696 697 698 699 700 701 702
        ; Recover various values that are now trapped in ROM from when the workspace
        ; and ROM overlapped prior to relocation. Copy them into RW memory at sb.
        ADRL    a4, workspace           ; where they are post ROM relocation

        LDR     a1, [a4, #:INDEX:FB_CacheMode]
        LDR     a2, [a4, #:INDEX:TouchBuf]
        LDR     a3, [a4, #:INDEX:VirtGPIOBuf]
        STR     a1, FB_CacheMode        ; GPU cache mode
703
        STR     a2, TouchBuf
704
        STR     a3, VirtGPIOBuf
705 706 707 708 709

        LDR     a3, [a4, #:INDEX:VC_Size]
        LDR     a2, [a4, #:INDEX:VC_Base]
        LDR     a1, [a4, #:INDEX:ARM_Base]
        LDR     ip, [a4, #:INDEX:ARM_Size]
710 711
        STR     a3, VC_Size
        STR     a2, VC_Base
712 713
        STR     a1, ARM_Base
        STR     ip, ARM_Size
714 715 716 717

        LDR     a3, [a4, #:INDEX:Board_Model]
        LDR     a2, [a4, #:INDEX:Board_Revision]
        LDR     a1, [a4, #:INDEX:ARM_DMAChannels]
718 719 720
        STR     a3, Board_Model
        STR     a2, Board_Revision
        STR     a1, ARM_DMAChannels
721

Robert Sprowson's avatar
Robert Sprowson committed
722
     [ HALDebug
723
        LDR     a1, VC_Base
Robert Sprowson's avatar
Robert Sprowson committed
724
        BL      HAL_DebugHexTX4
725
        LDR     a1, VC_Size
Robert Sprowson's avatar
Robert Sprowson committed
726 727
        BL      HAL_DebugHexTX4
     ]
John Ballance's avatar
John Ballance committed
728

Jeffrey Lee's avatar
Jeffrey Lee committed
729
        ; Get the physical address of NCNB workspace
Robert Sprowson's avatar
Robert Sprowson committed
730 731
        ; v5 -> start of NCNB workspace
        STR     v5, NCNBAddr
732

Robert Sprowson's avatar
Robert Sprowson committed
733
        MOV     a1, v5
Ben Avison's avatar
Ben Avison committed
734
        CallOS  OS_LogToPhys
John Ballance's avatar
John Ballance committed
735
        LDR     a3, FB_CacheMode
Jeffrey Lee's avatar
Jeffrey Lee committed
736 737
        ORR     a1, a1, a3
        STR     a1, NCNBPhysAddr
John Ballance's avatar
John Ballance committed
738

739 740 741 742 743 744 745 746 747 748
        ; Map in virtual GPIO buffer if present
        LDR     a2, VirtGPIOBuf
        BICS    a2, a2, #&C0000000
        STREQ   a2, VirtGPIOBuf
        BEQ     %FT10
        MOV     a1, #1:SHL:L1_TEXShift ; VMSA Normal, non-cacheable
        MOV     a3, #4096
        CallOS  OS_MapInIO
        STR     a1, VirtGPIOBuf
10
749
        BL      CMOS_Init
750 751
        BL      Interrupt_Init          ; initialise our interrupts
        BL      Timer_Init
Ben Avison's avatar
Ben Avison committed
752
        BL      IIC_Init
753

754
     [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
755 756
        BL      HAL_DebugTXStrInline
        DCB     "HAL Init completed",10,0
Ben Avison's avatar
Ben Avison committed
757
        ALIGN
758 759
     ]

Robert Sprowson's avatar
Robert Sprowson committed
760
        Pull    "v5, pc"
761

762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800
; Initialise the simulated CMOS.
CMOS_Init ROUT
        Push    "v1, lr"
        ADRL    a1, workspace           ; where it got relocated to
        ADD     v1, a1, #:INDEX:SimulatedCMOS
        LDR     a4, [v1, #?SimulatedCMOS - 4]
        SUB     a4, a4, #500            ; Check version word is from RISC OS 5
        CMP     a4, #100
        BHS     %FT10

        ; Now we need to take the logical CMOS file order and make it physical
        ; The resulting layout from logical is [F0-FF][C0-EF][00-BF][100-END]
        ADR     a1, SimulatedCMOS
        ADD     a2, v1, #&F0
        MOV     a3, #16*1
        BL      memcpy
        ADD     a1, a1, #16*1
        ADD     a2, v1, #&C0
        MOV     a3, #16*3
        BL      memcpy
        ADD     a1, a1, #16*3
        ADD     a2, v1, #0
        MOV     a3, #16*12
        BL      memcpy
        ADD     a1, a1, #16*12
        ADD     a2, v1, #&100
        MOV     a3, #?SimulatedCMOS - 4 - &100
        BL      memcpy
        Pull    "v1, pc"
10
        ADR     a1, SimulatedCMOS
        MOV     a2, #-1                 ; Zap it to a known blank state
        LDR     a3, =?SimulatedCMOS - 4
20
        STR     a2, [a1, a3]
        SUBS    a3, a3, #4
        BPL     %BT20
        Pull    "v1, pc"

801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833
; Initialise and relocate the entry table.
SetUpOSEntries  ROUT
        STR     a1, OSheader
        LDR     a2, [a1, #OSHdr_NumEntries]
        CMP     a2, #HighestOSEntry+1
        MOVHI   a2, #HighestOSEntry+1

        ADRL    a3, OSentries
        LDR     a4, [a1, #OSHdr_Entries]
        ADD     a4, a4, a1

05      SUBS    a2, a2, #1
        LDR     ip, [a4, a2, LSL #2]
        ADD     ip, ip, a4
        STR     ip, [a3, a2, LSL #2]
        BNE     %BT05

        MOV     pc, lr

HAL_ControllerAddress
        MOV     a1, #0
        MOV     pc, lr

HAL_HardwareInfo
        LDR     ip, =&FFFFFF00
        STR     ip, [a1]
        MOV     ip, #0
        STR     ip, [a2]
        LDR     ip, =&00FFFF00
        STR     ip, [a3]
        MOV     pc, lr

HAL_PlatformInfo
834
        MOV     ip, #2_10000    ; no podules,no PCI cards,no multi CPU,no soft off,and soft ROM
835 836 837 838 839 840 841 842 843 844 845 846
        STR     ip, [a2]
        MOV     ip, #2_11111    ; mask of valid bits
        STR     ip, [a3]
        MOV     pc, lr

HAL_SuperIOInfo
        MOV     ip, #0
        STR     ip, [a1]
        STR     ip, [a2]
        MOV     pc, lr

HAL_MachineID
847 848 849 850
;        ADR     ip, MachAD
        LDR     ip, MachAD
        LDMIA   ip, {a1, a2}
        mov     pc, lr
851

852
MachAD  DCD     :INDEX:workspace + :INDEX:MachineID
853 854 855

HAL_ExtMachineID
        MOVS    ip, a1
856
        MOV     a1, #0
857 858 859
        MOV     pc, lr

HAL_Reset
860 861 862
        MRS     a1, CPSR
        ORR     a1, a1, #I32_bit+F32_bit ; paranoia, don't allow reset to be interrupted
        MSR     CPSR_c, a1
863 864
        LDR     a1, PeriBase
        ADD     a1, a1, #PM_Base
865
        DoMemBarrier a3
ROOL's avatar
ROOL committed
866
        LDR     a2, [a1, #PM_RSTC]
867
        MOV     a3, #PM_Password
ROOL's avatar
ROOL committed
868 869
        BIC     a2, a2, #PM_RSTC_WRCFG_MASK
        ORR     a2, a2, #PM_RSTC_WRCFG_FULLRST
870 871
        ORR     a2, a2, a3
        ADD     a3, a3, #10
ROOL's avatar
ROOL committed
872 873
        STR     a3, [a1, #PM_WDOG]
        STR     a2, [a1, #PM_RSTC]
874
        B       .
875

876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909
HAL_PhysInfo    ROUT
        TEQ     a1, #PhysInfo_GetTableSize
        MOVEQ   a1, #524288 ; Two pages in each byte, so (2^32)/(4096*2)
        STREQ   a1, [a2]
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_HardROM
        MOVEQ   a1, #0 ; No hard ROM
        MOVEQ   a2, #0
        STMEQIA a3, {a1-a2}
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_WriteTable
        MOVNE   a1, #0
        MOVNE   pc, lr

        Push    "v1-v5,lr"
        LDR     v1, ARM_Base
        LDR     v2, ARM_Size
        ADD     v2, v1, v2
        STMIA   a3, {v1-v2} ; All RAM the OS knows about will be here
        ; Majority of table is unused, so prefill it
        LDR     v3, =&88888888 ; Unused regions (or RAM)
        MOV     a1, v3
        MOV     a3, v3
        MOV     a4, v3
        ADD     v4, a2, #524288
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
910 911 912 913 914
        MRC     p15,0,v5,c0,c0,0         ; read Main ID Register
        AND     v5,v5,#&FF00
        CMP     v5,#&C000                ; xxxxB76x for ARM1176, xxxxC07x for Cortex-A7
        SUB     a2, a2, #524288-(IO_Base_BCM2835>>13)
        ADDCS   a2, a2, #(IO_Base_BCM2836-IO_Base_BCM2835)>>13
915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
        ADD     v5, a2, #IO_Size>>13
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #524288
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        MVN     a1, #0
        Pull    "v1-v5,pc"
936 937


938 939 940
HAL_Null
        MOV     pc, lr

941
HAL_InitDevices
942
        STR     lr, [sp, #-4]!
943
        BL      Video_InitDevices ; Must be before DMA_InitDevices
944
        BL      SDIO_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
945
        BL      DMA_InitDevices
946 947
        BL      GPIO_InitDevices
        BL      VCHIQ_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
948
        BL      RTC_InitDevices
949
        BL      SPI_InitDevices
950
        BL      Touch_InitDevices
951
        BL      BCMMBox_InitDevices
952
        LDR     pc, [sp], #4
953 954 955 956 957 958



 [ HALDebug
; a2-> null terminated string
HAL_DebugTXS    ROUT
Jeffrey Lee's avatar
Jeffrey Lee committed
959 960 961
        STMFD   sp!, {a1-a4,v1,ip,lr}
        SUB     v1, a2, #1
1       LDRB    a1, [v1,#1]!
962
        TEQ     a1, #&0
Jeffrey Lee's avatar
Jeffrey Lee committed
963
        LDMEQFD sp!, {a1-a4,v1,ip,pc}
964 965 966 967
        BL      HAL_DebugTX
        B       %BT1

HAL_DebugHexTX
Jeffrey Lee's avatar
Jeffrey Lee committed
968
       stmfd    r13!, {r0-r3,ip,lr}
969 970
       b        jbdt1
HAL_DebugHexTX2
Jeffrey Lee's avatar
Jeffrey Lee committed
971
       stmfd    r13!, {r0-r3,ip,lr}
972 973
       b        jbdt2
HAL_DebugHexTX4
Jeffrey Lee's avatar
Jeffrey Lee committed
974
       stmfd    r13!, {r0-r3,ip,lr}
975 976 977 978 979 980 981 982 983 984 985 986
       mov      r0,r0,ror #24          ; hi byte
       bl       jbdtxh
       mov      r0,r0,ror #24
       bl       jbdtxh
jbdt2
       mov      r0,r0,ror #24
       bl       jbdtxh
       mov      r0,r0,ror #24
jbdt1
       bl       jbdtxh
       mov      r0,#' '
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
987
       ldmfd    r13!, {r0-r3,ip,pc}
988 989

HAL_DebugTXStrInline
Jeffrey Lee's avatar
Jeffrey Lee committed
990
       stmfd    r13!, {a1-a4,v1,ip}    ; lr points to prinstring, immediately
991
                                       ; following call, null terminated
Jeffrey Lee's avatar
Jeffrey Lee committed
992 993 994 995 996
       sub      v1,lr,#1
1      ldrb     a1,[v1,#1]!            ; pop next char, auto incr
       teq      a1,#0                  ; terminating null
       biceq    lr,v1,#3               ; round down address
       ldmeqfd  r13!,{a1-a4,v1,ip}
997 998 999 1000
       addeq    pc,lr,#4               ; return to next word
       bl       HAL_DebugTX            ; else send, then
       b        %bt1                   ; loop

Jeffrey Lee's avatar
Jeffrey Lee committed
1001 1002
jbdtxh stmfd    r13!,{a1-a4,v1,ip,lr}  ; print byte as hex
       and      v1,a1,#&f              ; get low nibble
1003 1004 1005 1006 1007 1008
       and      a1,a1,#&f0             ; get hi nibble
       mov      a1,a1,lsr #4           ; shift to low nibble
       cmp      a1,#&9                 ; 9?
       addle    a1,a1,#&30
       addgt    a1,a1,#&37             ; convert letter if needed
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1009 1010 1011
       cmp      v1,#9
       addle    a1,v1,#&30
       addgt    a1,v1,#&37
1012
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1013
       ldmfd    r13!,{a1-a4,v1,ip,pc}
1014 1015
 ]

1016
        END