Top 31.9 KB
Newer Older
1
;
Ben Avison's avatar
Ben Avison committed
2
; Copyright (c) 2012, RISC OS Open Ltd
3
; Copyright (c) 2012, Adrian Lees
Ben Avison's avatar
Ben Avison committed
4
; All rights reserved.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met:
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;
; With many thanks to Broadcom Europe Ltd for releasing the source code to
; its Linux drivers, thus making this port possible.
;

        AREA    |!!!ROMStart|, CODE, READONLY, PIC

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Machine.<Machine>
        GET     Hdr:HALSize.<HALSize>
40 41 42
        GET     Hdr:FSNumbers
        GET     Hdr:NewErrors
        GET     Hdr:BCMSupport
43 44 45

        GET     Hdr:HALEntries

Ben Avison's avatar
Ben Avison committed
46
        GET     hdr.BCM2835
47 48 49
        GET     hdr.StaticWS
        GET     hdr.CastleMacros

50
        IMPORT  Interrupt_Init
Ben Avison's avatar
Ben Avison committed
51 52
        IMPORT  HAL_IRQClear
        IMPORT  HAL_FIQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76
        IMPORT  ARM11_HAL_IRQEnable
        IMPORT  ARM11_HAL_IRQDisable
        IMPORT  ARM11_HAL_IRQSource
        IMPORT  ARM11_HAL_IRQStatus
        IMPORT  ARM11_HAL_FIQEnable
        IMPORT  ARM11_HAL_FIQDisable
        IMPORT  ARM11_HAL_FIQDisableAll
        IMPORT  ARM11_HAL_FIQSource
        IMPORT  ARM11_HAL_FIQStatus
        IMPORT  ARM11_HAL_IRQMax
        IMPORT  ARM11_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQEnable
        IMPORT  QA7_HAL_IRQDisable
        IMPORT  QA7_HAL_IRQSource
        IMPORT  QA7_HAL_IRQStatus
        IMPORT  QA7_HAL_FIQEnable
        IMPORT  QA7_HAL_FIQDisable
        IMPORT  QA7_HAL_FIQDisableAll
        IMPORT  QA7_HAL_FIQSource
        IMPORT  QA7_HAL_FIQStatus
        IMPORT  QA7_HAL_IRQMax
        IMPORT  QA7_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQSetCores
        IMPORT  QA7_HAL_IRQGetCores
77

78
        IMPORT  Timer_Init
Ben Avison's avatar
Ben Avison committed
79 80 81 82 83 84 85
        IMPORT  HAL_Timers
        IMPORT  HAL_TimerDevice
        IMPORT  HAL_TimerGranularity
        IMPORT  HAL_TimerMaxPeriod
        IMPORT  HAL_TimerSetPeriod
        IMPORT  HAL_TimerPeriod
        IMPORT  HAL_TimerReadCountdown
John Ballance's avatar
John Ballance committed
86
        IMPORT  HAL_TimerIRQClear
87

Ben Avison's avatar
Ben Avison committed
88 89 90 91 92
        IMPORT  HAL_CounterRate
        IMPORT  HAL_CounterPeriod
        IMPORT  HAL_CounterRead
        IMPORT  HAL_CounterDelay

Ben Avison's avatar
Ben Avison committed
93
        IMPORT  IIC_Init
Ben Avison's avatar
Ben Avison committed
94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125
        IMPORT  HAL_IICBuses
        IMPORT  HAL_IICType
        IMPORT  HAL_IICTransfer
        IMPORT  HAL_IICMonitorTransfer

        IMPORT  HAL_NVMemoryType
        IMPORT  HAL_NVMemorySize
        IMPORT  HAL_NVMemoryPageSize
        IMPORT  HAL_NVMemoryProtectedSize
        IMPORT  HAL_NVMemoryProtection
        IMPORT  HAL_NVMemoryRead
        IMPORT  HAL_NVMemoryWrite

        IMPORT  HAL_UARTPorts
        IMPORT  HAL_UARTStartUp
        IMPORT  HAL_UARTShutdown
        IMPORT  HAL_UARTFeatures
        IMPORT  HAL_UARTReceiveByte
        IMPORT  HAL_UARTTransmitByte
        IMPORT  HAL_UARTLineStatus
        IMPORT  HAL_UARTInterruptEnable
        IMPORT  HAL_UARTRate
        IMPORT  HAL_UARTFormat
        IMPORT  HAL_UARTFIFOSize
        IMPORT  HAL_UARTFIFOClear
        IMPORT  HAL_UARTFIFOEnable
        IMPORT  HAL_UARTFIFOThreshold
        IMPORT  HAL_UARTInterruptID
        IMPORT  HAL_UARTBreak
        IMPORT  HAL_UARTModemControl
        IMPORT  HAL_UARTModemStatus
        IMPORT  HAL_UARTDevice
126
        IMPORT  HAL_UARTDefault
Ben Avison's avatar
Ben Avison committed
127

128
 [ Debug
Ben Avison's avatar
Ben Avison committed
129 130
        IMPORT  HAL_DebugRX
        IMPORT  HAL_DebugTX
131
 ]
Ben Avison's avatar
Ben Avison committed
132

133
        IMPORT  HAL_PlatformName
Ben Avison's avatar
Ben Avison committed
134

135
        IMPORT  HAL_KbdScanDependencies
Ben Avison's avatar
Ben Avison committed
136 137

        IMPORT  HAL_USBControllerInfo
138

139 140
        IMPORT  SDIO_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
141 142
        IMPORT  DMA_InitDevices

143 144 145 146
        IMPORT  GPIO_InitDevices

        IMPORT  VCHIQ_InitDevices

147 148
        IMPORT  Video_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
149 150
        IMPORT  RTC_InitDevices

151 152
        IMPORT  SPI_InitDevices

153 154
        IMPORT  Touch_InitDevices

155 156
        IMPORT  BCMMBox_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
157 158
        IMPORT  DBell_InitDevices

159 160
        IMPORT  HAL_SendHostMessage
        IMPORT  HAL_QueryPlatform
Jeffrey Lee's avatar
Jeffrey Lee committed
161
        IMPORT  GetVCBuffer
162

Ben Avison's avatar
Ben Avison committed
163
        EXPORT  HAL_Base
164
        IMPORT  memcpy
165 166

     [ HALDebug
Jeffrey Lee's avatar
Jeffrey Lee committed
167 168
        EXPORT  HAL_DebugHexTX4
        EXPORT  HAL_DebugTXStrInline
169 170
     ]

Ben Avison's avatar
Ben Avison committed
171 172
        EXPORT  reset
        EXPORT  workspace
173

Ben Avison's avatar
Ben Avison committed
174
        ENTRY
175

Robert Sprowson's avatar
Robert Sprowson committed
176 177
HAL_Base

Ben Avison's avatar
Ben Avison committed
178 179 180 181 182 183 184
reset   B       start
undef   B       undefined_instr
swi     B       swi_instr
pabort  B       prefetch_abort
dabort  B       data_abort
irq     B       interrupt
fiq     B       fast_interrupt
185

Robert Sprowson's avatar
Robert Sprowson committed
186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
        ; exception handlers just for use during HAL init,
        ;   in case something goes wrong
undefined_instr
        B       .
swi_instr
        B       .
prefetch_abort
        B       .
data_abort
        B       .
interrupt
        B       .
fast_interrupt
        B       .

Ben Avison's avatar
Ben Avison committed
201
        ALIGN   256
202

Ben Avison's avatar
Ben Avison committed
203 204 205 206
atags   ; list of 'atags' structures constructed here by the loader code
        ; running on VideoCore, describing
        ; - available memory
        ; - command line parameters, including framebuffer parameters
207

Ben Avison's avatar
Ben Avison committed
208
        ALIGN   4096
209 210 211

end_stack
workspace
Ben Avison's avatar
Ben Avison committed
212
        %       sizeof_workspace
213

Robert Sprowson's avatar
Robert Sprowson committed
214 215
        ALIGN   32768
        ASSERT  . - HAL_Base = 32768
216

217
start
Jeffrey Lee's avatar
Jeffrey Lee committed
218
        CPUDetect lr
219 220 221 222 223 224 225
        BCC     %F02                     ; no MPIDR or HYP mode in ARM1176

        ; Sometimes a secondary CPU gets here (indicates a bug somewhere)
        ; Prevent it doing any further damage if so
        MRC     p15, 0, lr, c0, c0, 5   ; read MPIDR
        TST     lr, #&FF
01      WFINE
Robert Sprowson's avatar
Robert Sprowson committed
226
        BNE     %BT01
227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242

        ; Some versions of the firmware call us in HYP mode, which requires
        ; a secret handshake to drop into SVC mode
        MRS     lr, CPSR
        AND     lr, lr, #M32_bits
        TEQ     lr, #HYP32_mode
        BNE     %F02

        ADR     lr, %F03
        MSR     SPSR_cxsf, #F32_bit+I32_bit+SVC32_mode
        MSR     SPSR_x, #A32_bit
        MSR     elr_hyp, lr
        ERET
02
        MSR     CPSR_c,#F32_bit+I32_bit+SVC32_mode
03
Ben Avison's avatar
Ben Avison committed
243 244 245
        ADRL    v1, HAL_Base + OSROM_HALSize    ; v1 -> RISC OS image
        LDR     v8, [v1, #OSHdr_Entries]
        ADD     v8, v8, v1                      ; v8 -> RISC OS entry table
246

Ben Avison's avatar
Ben Avison committed
247 248 249
        ; Ensure CPU is 'set up' (typically enables ICache)
        MOV     a1, #0
        CallOSM OS_InitARM
250

Ben Avison's avatar
Ben Avison committed
251 252
        ADRL    sb,workspace
        ADRL    R13,end_stack
253 254
        ADRL    r4, reset
        STR     r4, MMUOffBaseAddr
Jeffrey Lee's avatar
Jeffrey Lee committed
255
        CPUDetect r4
256 257
        LDRCC   r4,=IO_Base_BCM2835
        LDRCS   r4,=IO_Base_BCM2836
258
        STR     r4,PeriBase
259 260

 [ HALDebug
Jeffrey Lee's avatar
Jeffrey Lee committed
261
        mov     a1, #0
262 263 264 265 266
        bl      HAL_UARTStartUp          ; start early for debug use
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup",10,0
        ALIGN
 ]
Jeffrey Lee's avatar
Jeffrey Lee committed
267 268 269 270 271 272 273 274 275 276 277 278 279

 [ JTAG
        ; Configure the GPIO pins used for JTAG
        LDR     a1, PeriBase
        ADD     a1, a1, #GPIO_Base
        LDR     a2, [a1, #GPFSel2]
        LDR     a3, =&3f00003f
        AND     a2, a2, a3 ; Keep settings for 20, 21, 28, 29
        LDR     a3, =(3<<6)+(3<<9)+(3<<12)+(3<<15)+(3<<18)+(3<<21) ; Set 22-27 to alt4
        ORR     a2, a2, a3
        STR     a2, [a1, #GPFSel2]
 ]

Jeffrey Lee's avatar
Jeffrey Lee committed
280 281 282
        ; Enable USB power
        ; Note - may need changing to enable other devices in future
        ; Looks like we need to write the logical OR of all the devices we want enabled
283 284 285 286
        MOV     r1, #0
        LDR     r0,=(16:SHL:MB_Pwr_USB)+MB_Chan_Pwr
        BL      HAL_SendHostMessage

287 288 289 290 291 292 293 294 295
        ; From config.txt we might have loaded some CMOS settings above the ROM,
        ; import those into our workspace (they may subsequently turn out to be junk)
        ADRL    a1, HAL_Base + OSROM_HALSize
        LDR     a3, [a1, #OSHdr_ImageSize]
        ADD     a2, a3, a1              ; loaded immediately after OS image
        ADR     a1, SimulatedCMOS
        LDR     a3, =?SimulatedCMOS
        BL      memcpy

Robert Sprowson's avatar
Robert Sprowson committed
296
        ; Query the platform
297 298
        BL      HAL_QueryPlatform

299 300 301 302 303
 [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup2",10,0
        ALIGN
 ]
Robert Sprowson's avatar
Robert Sprowson committed
304 305
        LDR     v3, ARM_Base
        LDR     v4, ARM_Size
306 307 308 309 310 311 312 313 314
      [ HALDebug
        ADRL    a1, reset
        BL      HAL_DebugHexTX4
        MOV     a1, v3
        BL      HAL_DebugHexTX4
        MOV     a1, v4
        BL      HAL_DebugHexTX4
        BL      HAL_DebugTXStrInline
        DCB     "ROM start, RAM start, RAM size", 10, 0
315
        ALIGN
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366
      ]
relocate_code
        ; Relocate ROM to high end of RAM
        ADRL    v1, HAL_Base + OSROM_HALSize
        LDR     v2, [v1, #OSHdr_ImageSize]
        LDR     lr, [v1, #OSHdr_Flags]
        TST     lr, #OSHdrFlag_SupportsCompression
        LDRNE   lr, [v1, #OSHdr_CompressedSize]
        MOVEQ   lr, v2
        SUB     v1, v1, #OSROM_HALSize ; Start of HAL
        ADD     v2, v2, #OSROM_HALSize ; Size of HAL+OS
        ADD     lr, lr, #OSROM_HALSize ; Size of compressed HAL+OS
        ADD     v5, v1, lr ; End of OS
        ADD     v7, v3, v4 ; End of RAM
        SUB     ip, v7, v2 ; New start address of HAL
        CMP     v1, ip
        BEQ     relocate_10 ; No copy needed
        CMP     v1, v7
        BHI     relocate_20 ; We're in some ROM above RAM. OK to continue with copy.
        CMP     v5, ip
        BLS     relocate_20 ; We're in some ROM/RAM below our copy destination. OK to continue with copy.
        ; Else we currently overlap the area we want to copy ourselves into.
        SUB     ip, v1, lr ; Copy the HAL+OS to just before itself.
relocate_20
        MOV     a1, ip ; Copy dest
        MOV     a2, v1 ; Copy source
        MOV     a3, lr ; Copy length
relocate_30
        LDR     a4, [a2], #4
        SUBS    a3, a3, #4
        STR     a4, [a1], #4
        BGT     relocate_30
        MOV     a1, #0
        MCR     p15, 0, a1, c7, c10, 4 ; drain write buffer
        MCR     p15, 0, a1, c7, c5, 0 ; invalidate I-Cache
        ; Jump to our new copy
        ADR     a1, relocate_code
        SUB     a2, ip, v1
        ADD     a1, a1, a2 ; relocate our branch target
        ADD     v8, v8, a2 ; Update OS entry table ptr
        MOV     pc, a1
relocate_10
        ; Copy completed, reset stack & workspace ptrs
        ADD     sp, v3, #4096 ; Use RAM for stack instead of bits of ROM
        ADRL    sb, workspace ; However workspace is still in ROM :(
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "ROM relocated", 10, 0
        ALIGN
      ]

367 368 369 370
        ; If we're a multi-core chip, the other cores should be sat in a boot
        ; stub located at &0, waiting for us to give them the address of some
        ; code to execute. Move them into a holding space in the relocated ROM
        ; so that we don't break them when we overwrite the boot stub.
Jeffrey Lee's avatar
Jeffrey Lee committed
371
        CPUDetect lr
372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411
        BCC     clear_ram
        LDR     a1, =QA7_BASE
        MVN     a2, #0
        STR     a2, [a1, #QA7_CORE0_MBOX1_RDCLR] ; Clear our mailboxes
        STR     a2, [a1, #QA7_CORE0_MBOX2_RDCLR]
        STR     a2, [a1, #QA7_CORE0_MBOX3_RDCLR]
        DSB
        ADR     a2, holding_pattern
        STR     a2, [a1, #QA7_CORE1_MBOX3_SET] ; Each core is sat waiting for mailbox 3
        STR     a2, [a1, #QA7_CORE2_MBOX3_SET]
        STR     a2, [a1, #QA7_CORE3_MBOX3_SET]
        DSB
        SEV     ; Current boot stub just has the cores in a spin loop, but use SEV just in case future stubs are more power-conscious
        ; Now wait for the cores to acknowledge the request (input via our mailboxes)
        MOV     a3, #1<<20 ; Timeout
        MOV     a4, #QA7_CORE0_MBOX1_RDCLR
10
        SUBS    a3, a3, #1
        BEQ     %FT20
        LDR     a2, [a1, a4]
        CMP     a2, #0
        BEQ     %BT10
        CMP     a4, #QA7_CORE0_MBOX3_RDCLR
        ADDNE   a4, a4, #QA7_CORE0_MBOX2_RDCLR-QA7_CORE0_MBOX1_RDCLR
        BNE     %BT10
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "Aux cores in holding pattern", 10, 0
        ALIGN
        B       %FT25
      ]
20
      [ HALDebug
        BL       HAL_DebugTXStrInline
        DCB      "Failed waking cores", 10, 0
        ALIGN
25
      ]

clear_ram
412 413 414 415 416
        ; Clear RAM
        ; v3 is start of RAM
        ; ip is end of RAM/start of ROM
        ; Note this code will clear the stack, but there shouldn't be anything on it yet anyway
        MOV     a1, ip
Ben Avison's avatar
Ben Avison committed
417 418 419
        MOV     a2, #0
        MOV     a3, #0
        MOV     a4, #0
420
        MOV     v1, #0
Ben Avison's avatar
Ben Avison committed
421 422 423 424
        MOV     v4, #0
        MOV     v5, #0
        MOV     v7, #0
        MOV     lr, #0
425

426 427 428 429 430 431 432
clear_lp1
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        CMP     a1, v3
        BHI     clear_lp1
Robert Sprowson's avatar
Robert Sprowson committed
433
        MOV     a2, v3
434
        MOV     a3, ip
435
 [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
436
        BL      HAL_DebugTXStrInline
437 438
        DCB     "HalStartup3 .. rst  rend",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
439 440 441 442
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
443
 ]
Ben Avison's avatar
Ben Avison committed
444
        MVN     a4, #0
445 446
        MOV     a1, #0
        STR     a1, [sp, #-4]!  ;reference handle (NULL for first call)
Ben Avison's avatar
Ben Avison committed
447
        CallOSM OS_AddRAM
448

Ben Avison's avatar
Ben Avison committed
449
        STR     a1,[sp] ;ref for next call
450

Ben Avison's avatar
Ben Avison committed
451
        ; OS kernel informed of RAM areas
452

ROOL's avatar
ROOL committed
453 454 455 456 457
        LDR     a2, PeriBase
        ADD     a2, a2, #PM_Base
        LDR     a2, [a2, #PM_RSTS] ; consider reset status
        TST     a2, #PM_RSTS_HADPOR

Ben Avison's avatar
Ben Avison committed
458
        LDR     a4,[sp],#4      ;!!! ref from last AddRAM
459
        MOV     a1, #OSStartFlag_RAMCleared
ROOL's avatar
ROOL committed
460
        ORRNE   a1, a1, #OSStartFlag_POR
461
        ADRL    a2, HAL_Base + OSROM_HALSize       ; a2 -> RISC OS image
Jeffrey Lee's avatar
Jeffrey Lee committed
462 463 464
        CPUDetect a3
        ADRCCL  a3, HALdescriptor
        ADRCSL  a3, QA7_HALdescriptor
465 466 467

        CallOSM OS_Start

Ben Avison's avatar
Ben Avison committed
468
        ; OS_Start doesn't return....invokes HAL_Init after MMU activation
469

470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495
holding_pattern
        ; Auxilliary cores arrive here
        ; First, work out who we are
        MRC     p15, 0, a1, c0, c0, 5 ; Read MPIDR
        AND     a1, a1, #3            ; Extract core number (should be 1-3)
      [ HALDebug
        DSB
        LDR     a2, =IO_Base_BCM2836+UART_Base
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
        DSB
        ; Clear our mailbox register
        LDR     a2, =QA7_BASE
        ADD     a3, a2, #QA7_CORE0_MBOX0_SET
        ADD     a3, a3, a1, LSL #2    ; Box to reply to core 0 on
        ADD     a4, a2, #QA7_CORE0_MBOX3_RDCLR
        ADD     a4, a4, a1, LSL #4    ; Box to receive instructions via
        MVN     v1, #0
        STR     v1, [a4]
        DSB
        ; Let the master core know that we're here
        STR     pc, [a3]              ; Any non-zero should do
        ; Now wait for further instruction
10
        WFE
496
        LDR     v1, [a4]
497 498 499 500 501 502 503 504
        CMP     v1, #0
        BEQ     %BT10
      [ HALDebug
        DSB
        LDR     a2, =IO_Base_BCM2836+UART_Base
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
505
        ADR     lr, holding_pattern   ; Allow return to the holding pattern to simplify testing
506 507 508 509
        BX      v1

        LTORG

Jeffrey Lee's avatar
Jeffrey Lee committed
510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527
; Generate two HAL descriptors - one for ARM11 based systems and one for A7/A53
; This allows us to avoid extra overheads in some critical routines
; Entries created using 'QA7Entry' will use either ARM11_$name or QA7_$name

        GBLA    table_idx
        GBLA    entries
        GBLS    descriptor
        GBLS    table

table_idx SETA 0

        WHILE   table_idx < 2

 [ table_idx == 0
descriptor SETS "HALdescriptor"
 |
descriptor SETS "QA7_HALdescriptor"
 ]
528

Jeffrey Lee's avatar
Jeffrey Lee committed
529 530 531
table SETS "$descriptor._EntryTable"

$table DATA
532 533
        HALEntry HAL_Init

Jeffrey Lee's avatar
Jeffrey Lee committed
534 535
        QA7Entry HAL_IRQEnable
        QA7Entry HAL_IRQDisable
536
        HALEntry HAL_IRQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
537 538 539 540 541
        QA7Entry HAL_IRQSource
        QA7Entry HAL_IRQStatus
        QA7Entry HAL_FIQEnable
        QA7Entry HAL_FIQDisable
        QA7Entry HAL_FIQDisableAll
542
        HALEntry HAL_FIQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
543 544
        QA7Entry HAL_FIQSource
        QA7Entry HAL_FIQStatus
545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571

        HALEntry HAL_Timers
        HALEntry HAL_TimerDevice
        HALEntry HAL_TimerGranularity
        HALEntry HAL_TimerMaxPeriod
        HALEntry HAL_TimerSetPeriod
        HALEntry HAL_TimerPeriod
        HALEntry HAL_TimerReadCountdown

        HALEntry HAL_CounterRate
        HALEntry HAL_CounterPeriod
        HALEntry HAL_CounterRead
        HALEntry HAL_CounterDelay

        HALEntry HAL_NVMemoryType
        HALEntry HAL_NVMemorySize
        HALEntry HAL_NVMemoryPageSize
        HALEntry HAL_NVMemoryProtectedSize
        HALEntry HAL_NVMemoryProtection
        NullEntry ; HAL_NVMemoryIICAddress
        HALEntry HAL_NVMemoryRead
        HALEntry HAL_NVMemoryWrite

        HALEntry HAL_IICBuses
        HALEntry HAL_IICType
        NullEntry ; HAL_IICSetLines
        NullEntry ; HAL_IICReadLines
572
        NullEntry ; HAL_IICDevice
573 574 575
        HALEntry HAL_IICTransfer
        HALEntry HAL_IICMonitorTransfer

576 577 578 579 580 581 582 583 584 585 586 587 588 589 590
        NullEntry ; HAL_VideoFlybackDevice
        NullEntry ; HAL_VideoSetMode
        NullEntry ; HAL_VideoWritePaletteEntry
        NullEntry ; HAL_VideoWritePaletteEntries
        NullEntry ; HAL_VideoReadPaletteEntry
        NullEntry ; HAL_VideoSetInterlace
        NullEntry ; HAL_VideoSetBlank
        NullEntry ; HAL_VideoSetPowerSave
        NullEntry ; HAL_VideoUpdatePointer
        NullEntry ; HAL_VideoSetDAG
        NullEntry ; HAL_VideoVetMode
        NullEntry ; HAL_VideoPixelFormats
        NullEntry ; HAL_VideoFeatures
        NullEntry ; HAL_VideoBufferAlignment
        NullEntry ; HAL_VideoOutputFormat
591

Jeffrey Lee's avatar
Jeffrey Lee committed
592 593 594 595 596 597 598 599 600 601 602 603 604 605
        QA7Entry HAL_IRQProperties
      [ table_idx == 0
        NullEntry
        NullEntry
        NullEntry
        NullEntry
        NullEntry
      |
        QA7Entry HAL_IRQSetCores
        QA7Entry HAL_IRQGetCores
        QA7Entry HAL_CPUCount
        QA7Entry HAL_CPUNumber
        QA7Entry HAL_SMPStartup
      ]
606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633

        HALEntry HAL_MachineID

        HALEntry HAL_ControllerAddress
        HALEntry HAL_HardwareInfo
        HALEntry HAL_SuperIOInfo
        HALEntry HAL_PlatformInfo
        NullEntry ; HALEntry HAL_CleanerSpace

        HALEntry HAL_UARTPorts
        HALEntry HAL_UARTStartUp
        HALEntry HAL_UARTShutdown
        HALEntry HAL_UARTFeatures
        HALEntry HAL_UARTReceiveByte
        HALEntry HAL_UARTTransmitByte
        HALEntry HAL_UARTLineStatus
        HALEntry HAL_UARTInterruptEnable
        HALEntry HAL_UARTRate
        HALEntry HAL_UARTFormat
        HALEntry HAL_UARTFIFOSize
        HALEntry HAL_UARTFIFOClear
        HALEntry HAL_UARTFIFOEnable
        HALEntry HAL_UARTFIFOThreshold
        HALEntry HAL_UARTInterruptID
        HALEntry HAL_UARTBreak
        HALEntry HAL_UARTModemControl
        HALEntry HAL_UARTModemStatus
        HALEntry HAL_UARTDevice
634
        HALEntry HAL_UARTDefault
635

636
      [ Debug
637 638
        HALEntry HAL_DebugRX
        HALEntry HAL_DebugTX
639 640 641 642
      |
        NullEntry ; HAL_DebugRX
        NullEntry ; HAL_DebugTX
      ]
643 644 645 646 647 648 649 650 651 652 653 654

        NullEntry ; HAL_PCIFeatures
        NullEntry ; HAL_PCIReadConfigByte
        NullEntry ; HAL_PCIReadConfigHalfword
        NullEntry ; HAL_PCIReadConfigWord
        NullEntry ; HAL_PCIWriteConfigByte
        NullEntry ; HAL_PCIWriteConfigHalfword
        NullEntry ; HAL_PCIWriteConfigWord
        NullEntry ; HAL_PCISpecialCycle
        NullEntry ; HAL_PCISlotTable
        NullEntry ; HAL_PCIAddresses

655 656 657
        HALEntry HAL_PlatformName
        NullEntry
        NullEntry
658 659 660

        HALEntry HAL_InitDevices

661 662 663 664
        HALEntry HAL_KbdScanDependencies
        NullEntry
        NullEntry
        NullEntry
665 666 667

        HALEntry HAL_PhysInfo

668
        HALEntry HAL_Reset
669

Jeffrey Lee's avatar
Jeffrey Lee committed
670
        QA7Entry HAL_IRQMax
671

672
        HALEntry HAL_USBControllerInfo
673
        NullEntry ; HAL_USBPortPower
674 675
        NullEntry ; HAL_USBPortIRQStatus
        NullEntry ; HAL_USBPortIRQClear
676
        NullEntry ; HAL_USBPortDevice
677

John Ballance's avatar
John Ballance committed
678
        HALEntry  HAL_TimerIRQClear
679 680 681 682
        NullEntry ; HAL_TimerIRQStatus

        HALEntry HAL_ExtMachineID

Jeffrey Lee's avatar
Jeffrey Lee committed
683 684 685 686 687 688 689 690 691
entries SETA    (.-$table)/4

$descriptor     DATA
        DCD     HALFlag_NCNBWorkspace
        DCD     HAL_Base - $descriptor
        DCD     OSROM_HALSize
        DCD     $table - $descriptor
        DCD     &$entries
        DCD     sizeof_workspace
692

Jeffrey Lee's avatar
Jeffrey Lee committed
693 694
table_idx SETA table_idx+1
        WEND
695 696 697 698 699 700

;--------------------------------------------------------------------------------------
; HAL Initialisation callback from OS kernel
;--------------------------------------------------------------------------------------

HAL_Init
Robert Sprowson's avatar
Robert Sprowson committed
701
        Push    "v5, lr"
702

Robert Sprowson's avatar
Robert Sprowson committed
703
        MOV     v5, a2
Ben Avison's avatar
Ben Avison committed
704
        BL      SetUpOSEntries
705

Jeffrey Lee's avatar
Jeffrey Lee committed
706
        CPUDetect a2
707
        LDRCC   a2, =IO_Base_BCM2835
Jeffrey Lee's avatar
Jeffrey Lee committed
708 709 710 711 712 713 714 715 716 717 718 719 720
        BCC     %FT05

        ; Map in the A7/A53 control logic
        MOV     a1, #0
        LDR     a2, =QA7_BASE
        LDR     a3, =QA7_SIZE
        CallOS  OS_MapInIO
        STR     a1, QA7_Base

        LDR     a2, =IO_Base_BCM2836
05
        ; Map in the main IO region
        MOV     a1, #0
721 722 723 724
        LDR     a3, =IO_Size
        CallOS  OS_MapInIO
        STR     a1, PeriBase

725
 [ Debug
726 727
        MOV     a1,#0                   ; start the uart ..we use it for debug
        BL      HAL_UARTStartUp         ; restart to capture logical io address
728
   [ HALDebug
729 730
        bl      HAL_DebugTXStrInline
        DCB     "HalStart from OS",10,0
Robert Sprowson's avatar
Robert Sprowson committed
731
        ALIGN
732 733
   ]
 ]
734

735 736 737 738 739 740 741 742 743 744 745
        ; Recover various values that are now trapped in ROM from when the workspace
        ; and ROM overlapped prior to relocation. Copy them into RW memory at sb.
        ADRL    a4, workspace           ; where they are post ROM relocation

        LDR     a1, [a4, #:INDEX:FB_CacheMode]
        STR     a1, FB_CacheMode        ; GPU cache mode

        LDR     a3, [a4, #:INDEX:VC_Size]
        LDR     a2, [a4, #:INDEX:VC_Base]
        LDR     a1, [a4, #:INDEX:ARM_Base]
        LDR     ip, [a4, #:INDEX:ARM_Size]
746 747
        STR     a3, VC_Size
        STR     a2, VC_Base
748 749
        STR     a1, ARM_Base
        STR     ip, ARM_Size
750 751 752 753

        LDR     a3, [a4, #:INDEX:Board_Model]
        LDR     a2, [a4, #:INDEX:Board_Revision]
        LDR     a1, [a4, #:INDEX:ARM_DMAChannels]
754
        LDR     ip, [a4, #:INDEX:SafetyCatch]
755 756 757
        STR     a3, Board_Model
        STR     a2, Board_Revision
        STR     a1, ARM_DMAChannels
758
        STR     ip, SafetyCatch
759

Robert Sprowson's avatar
Robert Sprowson committed
760
     [ HALDebug
761
        LDR     a1, VC_Base
Robert Sprowson's avatar
Robert Sprowson committed
762
        BL      HAL_DebugHexTX4
763
        LDR     a1, VC_Size
Robert Sprowson's avatar
Robert Sprowson committed
764
        BL      HAL_DebugHexTX4
Jeffrey Lee's avatar
Jeffrey Lee committed
765 766 767
        BL      HAL_DebugTXStrInline
        DCB     "VC memory",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
768
     ]
John Ballance's avatar
John Ballance committed
769

Jeffrey Lee's avatar
Jeffrey Lee committed
770
        ; Get the physical address of NCNB workspace
Robert Sprowson's avatar
Robert Sprowson committed
771 772
        ; v5 -> start of NCNB workspace
        STR     v5, NCNBAddr
773

Robert Sprowson's avatar
Robert Sprowson committed
774
        MOV     a1, v5
Ben Avison's avatar
Ben Avison committed
775
        CallOS  OS_LogToPhys
John Ballance's avatar
John Ballance committed
776
        LDR     a3, FB_CacheMode
Jeffrey Lee's avatar
Jeffrey Lee committed
777 778
        ORR     a1, a1, a3
        STR     a1, NCNBPhysAddr
John Ballance's avatar
John Ballance committed
779

Jeffrey Lee's avatar
Jeffrey Lee committed
780 781 782 783 784
        ; Try and initialise virtual GPIO buffer
        LDR     a1, =ARM2VC_Tag_GetVirtGPIOBuf
        MOV     a2, #4096               ; should only need a word, but request a whole page for safety (avoid getting caught out if they make the buffer bigger in future)
        LDR     a3, =ARM2VC_Tag_SetVirtGPIOBuf
        BL      GetVCBuffer
785
        STR     a1, VirtGPIOBuf
Jeffrey Lee's avatar
Jeffrey Lee committed
786

787
        BL      CMOS_Init
788 789
        BL      Interrupt_Init          ; initialise our interrupts
        BL      Timer_Init
Ben Avison's avatar
Ben Avison committed
790
        BL      IIC_Init
791

792
     [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
793 794
        BL      HAL_DebugTXStrInline
        DCB     "HAL Init completed",10,0
Ben Avison's avatar
Ben Avison committed
795
        ALIGN
796 797
     ]

Robert Sprowson's avatar
Robert Sprowson committed
798
        Pull    "v5, pc"
799

800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838
; Initialise the simulated CMOS.
CMOS_Init ROUT
        Push    "v1, lr"
        ADRL    a1, workspace           ; where it got relocated to
        ADD     v1, a1, #:INDEX:SimulatedCMOS
        LDR     a4, [v1, #?SimulatedCMOS - 4]
        SUB     a4, a4, #500            ; Check version word is from RISC OS 5
        CMP     a4, #100
        BHS     %FT10

        ; Now we need to take the logical CMOS file order and make it physical
        ; The resulting layout from logical is [F0-FF][C0-EF][00-BF][100-END]
        ADR     a1, SimulatedCMOS
        ADD     a2, v1, #&F0
        MOV     a3, #16*1
        BL      memcpy
        ADD     a1, a1, #16*1
        ADD     a2, v1, #&C0
        MOV     a3, #16*3
        BL      memcpy
        ADD     a1, a1, #16*3
        ADD     a2, v1, #0
        MOV     a3, #16*12
        BL      memcpy
        ADD     a1, a1, #16*12
        ADD     a2, v1, #&100
        MOV     a3, #?SimulatedCMOS - 4 - &100
        BL      memcpy
        Pull    "v1, pc"
10
        ADR     a1, SimulatedCMOS
        MOV     a2, #-1                 ; Zap it to a known blank state
        LDR     a3, =?SimulatedCMOS - 4
20
        STR     a2, [a1, a3]
        SUBS    a3, a3, #4
        BPL     %BT20
        Pull    "v1, pc"

839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871
; Initialise and relocate the entry table.
SetUpOSEntries  ROUT
        STR     a1, OSheader
        LDR     a2, [a1, #OSHdr_NumEntries]
        CMP     a2, #HighestOSEntry+1
        MOVHI   a2, #HighestOSEntry+1

        ADRL    a3, OSentries
        LDR     a4, [a1, #OSHdr_Entries]
        ADD     a4, a4, a1

05      SUBS    a2, a2, #1
        LDR     ip, [a4, a2, LSL #2]
        ADD     ip, ip, a4
        STR     ip, [a3, a2, LSL #2]
        BNE     %BT05

        MOV     pc, lr

HAL_ControllerAddress
        MOV     a1, #0
        MOV     pc, lr

HAL_HardwareInfo
        LDR     ip, =&FFFFFF00
        STR     ip, [a1]
        MOV     ip, #0
        STR     ip, [a2]
        LDR     ip, =&00FFFF00
        STR     ip, [a3]
        MOV     pc, lr

HAL_PlatformInfo
872
        MOV     ip, #2_10000    ; no podules,no PCI cards,no multi CPU,no soft off,and soft ROM
873 874 875 876 877 878 879 880 881 882 883 884
        STR     ip, [a2]
        MOV     ip, #2_11111    ; mask of valid bits
        STR     ip, [a3]
        MOV     pc, lr

HAL_SuperIOInfo
        MOV     ip, #0
        STR     ip, [a1]
        STR     ip, [a2]
        MOV     pc, lr

HAL_MachineID
885 886 887 888
;        ADR     ip, MachAD
        LDR     ip, MachAD
        LDMIA   ip, {a1, a2}
        mov     pc, lr
889

890
MachAD  DCD     :INDEX:workspace + :INDEX:MachineID
891 892 893

HAL_ExtMachineID
        MOVS    ip, a1
894
        MOV     a1, #0
895 896 897
        MOV     pc, lr

HAL_Reset
898 899 900
        MRS     a1, CPSR
        ORR     a1, a1, #I32_bit+F32_bit ; paranoia, don't allow reset to be interrupted
        MSR     CPSR_c, a1
901 902
        LDR     a1, PeriBase
        ADD     a1, a1, #PM_Base
903
        DoMemBarrier a3
ROOL's avatar
ROOL committed
904
        LDR     a2, [a1, #PM_RSTC]
905
        MOV     a3, #PM_Password
ROOL's avatar
ROOL committed
906 907
        BIC     a2, a2, #PM_RSTC_WRCFG_MASK
        ORR     a2, a2, #PM_RSTC_WRCFG_FULLRST
908 909
        ORR     a2, a2, a3
        ADD     a3, a3, #10
ROOL's avatar
ROOL committed
910 911
        STR     a3, [a1, #PM_WDOG]
        STR     a2, [a1, #PM_RSTC]
912
        B       .
913

914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947
HAL_PhysInfo    ROUT
        TEQ     a1, #PhysInfo_GetTableSize
        MOVEQ   a1, #524288 ; Two pages in each byte, so (2^32)/(4096*2)
        STREQ   a1, [a2]
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_HardROM
        MOVEQ   a1, #0 ; No hard ROM
        MOVEQ   a2, #0
        STMEQIA a3, {a1-a2}
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_WriteTable
        MOVNE   a1, #0
        MOVNE   pc, lr

        Push    "v1-v5,lr"
        LDR     v1, ARM_Base
        LDR     v2, ARM_Size
        ADD     v2, v1, v2
        STMIA   a3, {v1-v2} ; All RAM the OS knows about will be here
        ; Majority of table is unused, so prefill it
        LDR     v3, =&88888888 ; Unused regions (or RAM)
        MOV     a1, v3
        MOV     a3, v3
        MOV     a4, v3
        ADD     v4, a2, #524288
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
Jeffrey Lee's avatar
Jeffrey Lee committed
948
        CPUDetect v5
949 950
        SUB     a2, a2, #524288-(IO_Base_BCM2835>>13)
        ADDCS   a2, a2, #(IO_Base_BCM2836-IO_Base_BCM2835)>>13
951 952 953 954 955
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
        ADD     v5, a2, #IO_Size>>13
Jeffrey Lee's avatar
Jeffrey Lee committed
956 957 958
        ASSERT  IO_Base_BCM2836+IO_Size = QA7_BASE
        ASSERT  QA7_SIZE :AND: ((2<<17)-1) = 0 ; 2 pages per table byte, 16 table bytes per iteration = 2^17 RAM bytes per iteration
        ADDCS   v5, v5, #QA7_SIZE>>13
959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #524288
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        MVN     a1, #0
        Pull    "v1-v5,pc"
975 976


977 978 979
HAL_Null
        MOV     pc, lr

980
HAL_InitDevices
981
        STR     lr, [sp, #-4]!
982
        BL      Video_InitDevices ; Must be before DMA_InitDevices
983
        BL      SDIO_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
984
        BL      DMA_InitDevices
985 986
        BL      GPIO_InitDevices
        BL      VCHIQ_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
987
        BL      RTC_InitDevices
988
        BL      SPI_InitDevices
989
        BL      Touch_InitDevices
990
        BL      BCMMBox_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
991
        BL      DBell_InitDevices
992
        LDR     pc, [sp], #4
993

Jeffrey Lee's avatar
Jeffrey Lee committed
994 995 996 997 998 999 1000 1001 1002 1003
; Out: a1 = number of CPU cores
QA7_HAL_CPUCount
        MOV     a1, #4
        MOV     pc, lr

; Out: a1 = number of this core
QA7_HAL_CPUNumber
        MRC     p15, 0, a1, c0, c0, 5
        AND     a1, a1, #3
        MOV     pc, lr
1004

Jeffrey Lee's avatar
Jeffrey Lee committed
1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016
; In: a1 = core number
;     a2 = boot physical address
; Out: Indicated core will be booting (undefined if a1 is current core)
; Assume caller has fully flushed the boot code to RAM (no DSB prior to mbox write)
QA7_HAL_SMPStartup
        LDR     a3, QA7_Base
        ASSERT  QA7_CORE1_MBOX3_SET-QA7_CORE0_MBOX3_SET = 16
        ADD     a3, a3, a1, LSL #4
        STR     a2, [a3, #QA7_CORE0_MBOX3_SET]
        DSB
        SEV
        MOV     pc, lr
1017 1018 1019 1020

 [ HALDebug
; a2-> null terminated string
HAL_DebugTXS    ROUT
Jeffrey Lee's avatar
Jeffrey Lee committed
1021 1022 1023
        STMFD   sp!, {a1-a4,v1,ip,lr}
        SUB     v1, a2, #1
1       LDRB    a1, [v1,#1]!
1024
        TEQ     a1, #&0
Jeffrey Lee's avatar
Jeffrey Lee committed
1025
        LDMEQFD sp!, {a1-a4,v1,ip,pc}
1026 1027 1028 1029
        BL      HAL_DebugTX
        B       %BT1

HAL_DebugHexTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1030
       stmfd    r13!, {r0-r3,ip,lr}
1031 1032
       b        jbdt1
HAL_DebugHexTX2
Jeffrey Lee's avatar
Jeffrey Lee committed
1033
       stmfd    r13!, {r0-r3,ip,lr}
1034 1035
       b        jbdt2
HAL_DebugHexTX4
Jeffrey Lee's avatar
Jeffrey Lee committed
1036
       stmfd    r13!, {r0-r3,ip,lr}
1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048
       mov      r0,r0,ror #24          ; hi byte
       bl       jbdtxh
       mov      r0,r0,ror #24
       bl       jbdtxh
jbdt2
       mov      r0,r0,ror #24
       bl       jbdtxh
       mov      r0,r0,ror #24
jbdt1
       bl       jbdtxh
       mov      r0,#' '
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1049
       ldmfd    r13!, {r0-r3,ip,pc}
1050 1051

HAL_DebugTXStrInline
Jeffrey Lee's avatar
Jeffrey Lee committed
1052
       stmfd    r13!, {a1-a4,v1,ip}    ; lr points to prinstring, immediately
1053
                                       ; following call, null terminated
Jeffrey Lee's avatar
Jeffrey Lee committed
1054 1055 1056 1057 1058
       sub      v1,lr,#1
1      ldrb     a1,[v1,#1]!            ; pop next char, auto incr
       teq      a1,#0                  ; terminating null
       biceq    lr,v1,#3               ; round down address
       ldmeqfd  r13!,{a1-a4,v1,ip}
1059 1060 1061 1062
       addeq    pc,lr,#4               ; return to next word
       bl       HAL_DebugTX            ; else send, then
       b        %bt1                   ; loop

Jeffrey Lee's avatar
Jeffrey Lee committed
1063 1064
jbdtxh stmfd    r13!,{a1-a4,v1,ip,lr}  ; print byte as hex
       and      v1,a1,#&f              ; get low nibble
1065 1066 1067 1068 1069 1070
       and      a1,a1,#&f0             ; get hi nibble
       mov      a1,a1,lsr #4           ; shift to low nibble
       cmp      a1,#&9                 ; 9?
       addle    a1,a1,#&30
       addgt    a1,a1,#&37             ; convert letter if needed
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1071 1072 1073
       cmp      v1,#9
       addle    a1,v1,#&30
       addgt    a1,v1,#&37
1074
       bl       HAL_DebugTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1075
       ldmfd    r13!,{a1-a4,v1,ip,pc}
1076 1077
 ]

1078
        END