Top 35.9 KB
Newer Older
1
;
Ben Avison's avatar
Ben Avison committed
2
; Copyright (c) 2012, RISC OS Open Ltd
3
; Copyright (c) 2012, Adrian Lees
Ben Avison's avatar
Ben Avison committed
4
; All rights reserved.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met:
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;
; With many thanks to Broadcom Europe Ltd for releasing the source code to
; its Linux drivers, thus making this port possible.
;

        AREA    |!!!ROMStart|, CODE, READONLY, PIC

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Machine.<Machine>
        GET     Hdr:HALSize.<HALSize>
40
        GET     Hdr:MEMM.VMSAv6
41 42 43
        GET     Hdr:FSNumbers
        GET     Hdr:NewErrors
        GET     Hdr:BCMSupport
44 45 46

        GET     Hdr:HALEntries

Ben Avison's avatar
Ben Avison committed
47
        GET     hdr.BCM2835
48 49 50
        GET     hdr.StaticWS
        GET     hdr.CastleMacros

51
        IMPORT  Interrupt_Init
Ben Avison's avatar
Ben Avison committed
52 53
        IMPORT  HAL_IRQClear
        IMPORT  HAL_FIQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77
        IMPORT  ARM11_HAL_IRQEnable
        IMPORT  ARM11_HAL_IRQDisable
        IMPORT  ARM11_HAL_IRQSource
        IMPORT  ARM11_HAL_IRQStatus
        IMPORT  ARM11_HAL_FIQEnable
        IMPORT  ARM11_HAL_FIQDisable
        IMPORT  ARM11_HAL_FIQDisableAll
        IMPORT  ARM11_HAL_FIQSource
        IMPORT  ARM11_HAL_FIQStatus
        IMPORT  ARM11_HAL_IRQMax
        IMPORT  ARM11_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQEnable
        IMPORT  QA7_HAL_IRQDisable
        IMPORT  QA7_HAL_IRQSource
        IMPORT  QA7_HAL_IRQStatus
        IMPORT  QA7_HAL_FIQEnable
        IMPORT  QA7_HAL_FIQDisable
        IMPORT  QA7_HAL_FIQDisableAll
        IMPORT  QA7_HAL_FIQSource
        IMPORT  QA7_HAL_FIQStatus
        IMPORT  QA7_HAL_IRQMax
        IMPORT  QA7_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQSetCores
        IMPORT  QA7_HAL_IRQGetCores
Ben Avison's avatar
Ben Avison committed
78 79 80 81 82 83 84 85 86 87 88 89 90
        IMPORT  VC6_HAL_IRQEnable
        IMPORT  VC6_HAL_IRQDisable
        IMPORT  VC6_HAL_IRQSource
        IMPORT  VC6_HAL_IRQStatus
        IMPORT  VC6_HAL_FIQEnable
        IMPORT  VC6_HAL_FIQDisable
        IMPORT  VC6_HAL_FIQDisableAll
        IMPORT  VC6_HAL_FIQSource
        IMPORT  VC6_HAL_FIQStatus
        IMPORT  VC6_HAL_IRQMax
        IMPORT  VC6_HAL_IRQProperties
        IMPORT  VC6_HAL_IRQSetCores
        IMPORT  VC6_HAL_IRQGetCores
91

92
        IMPORT  Timer_Init
Ben Avison's avatar
Ben Avison committed
93 94 95 96 97 98 99
        IMPORT  HAL_Timers
        IMPORT  HAL_TimerDevice
        IMPORT  HAL_TimerGranularity
        IMPORT  HAL_TimerMaxPeriod
        IMPORT  HAL_TimerSetPeriod
        IMPORT  HAL_TimerPeriod
        IMPORT  HAL_TimerReadCountdown
John Ballance's avatar
John Ballance committed
100
        IMPORT  HAL_TimerIRQClear
101

Ben Avison's avatar
Ben Avison committed
102 103 104 105 106
        IMPORT  HAL_CounterRate
        IMPORT  HAL_CounterPeriod
        IMPORT  HAL_CounterRead
        IMPORT  HAL_CounterDelay

Ben Avison's avatar
Ben Avison committed
107
        IMPORT  IIC_Init
Ben Avison's avatar
Ben Avison committed
108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139
        IMPORT  HAL_IICBuses
        IMPORT  HAL_IICType
        IMPORT  HAL_IICTransfer
        IMPORT  HAL_IICMonitorTransfer

        IMPORT  HAL_NVMemoryType
        IMPORT  HAL_NVMemorySize
        IMPORT  HAL_NVMemoryPageSize
        IMPORT  HAL_NVMemoryProtectedSize
        IMPORT  HAL_NVMemoryProtection
        IMPORT  HAL_NVMemoryRead
        IMPORT  HAL_NVMemoryWrite

        IMPORT  HAL_UARTPorts
        IMPORT  HAL_UARTStartUp
        IMPORT  HAL_UARTShutdown
        IMPORT  HAL_UARTFeatures
        IMPORT  HAL_UARTReceiveByte
        IMPORT  HAL_UARTTransmitByte
        IMPORT  HAL_UARTLineStatus
        IMPORT  HAL_UARTInterruptEnable
        IMPORT  HAL_UARTRate
        IMPORT  HAL_UARTFormat
        IMPORT  HAL_UARTFIFOSize
        IMPORT  HAL_UARTFIFOClear
        IMPORT  HAL_UARTFIFOEnable
        IMPORT  HAL_UARTFIFOThreshold
        IMPORT  HAL_UARTInterruptID
        IMPORT  HAL_UARTBreak
        IMPORT  HAL_UARTModemControl
        IMPORT  HAL_UARTModemStatus
        IMPORT  HAL_UARTDevice
140
        IMPORT  HAL_UARTDefault
Ben Avison's avatar
Ben Avison committed
141

142
 [ Debug
Ben Avison's avatar
Ben Avison committed
143 144
        IMPORT  HAL_DebugRX
        IMPORT  HAL_DebugTX
145
 ]
Ben Avison's avatar
Ben Avison committed
146

147
        IMPORT  HAL_PlatformName
Ben Avison's avatar
Ben Avison committed
148

149
        IMPORT  HAL_KbdScanDependencies
Ben Avison's avatar
Ben Avison committed
150 151

        IMPORT  HAL_USBControllerInfo
152

153 154
        IMPORT  SDIO_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
155 156
        IMPORT  DMA_InitDevices

157 158 159 160
        IMPORT  GPIO_InitDevices

        IMPORT  VCHIQ_InitDevices

161 162
        IMPORT  Video_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
163 164
        IMPORT  RTC_InitDevices

165 166
        IMPORT  SPI_InitDevices

167 168
        IMPORT  Touch_InitDevices

169 170
        IMPORT  BCMMBox_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
171 172
        IMPORT  DBell_InitDevices

173 174
        IMPORT  HAL_SendHostMessage
        IMPORT  HAL_QueryPlatform
175
        IMPORT  GetVCBuffer
176

Ben Avison's avatar
Ben Avison committed
177
        EXPORT  HAL_Base
178
        IMPORT  memcpy
179 180

     [ HALDebug
Jeffrey Lee's avatar
Jeffrey Lee committed
181 182
        EXPORT  HAL_DebugHexTX4
        EXPORT  HAL_DebugTXStrInline
183 184
     ]

Ben Avison's avatar
Ben Avison committed
185 186
        EXPORT  reset
        EXPORT  workspace
187

Ben Avison's avatar
Ben Avison committed
188
        ENTRY
189

Robert Sprowson's avatar
Robert Sprowson committed
190 191
HAL_Base

Ben Avison's avatar
Ben Avison committed
192 193 194 195 196 197 198
reset   B       start
undef   B       undefined_instr
swi     B       swi_instr
pabort  B       prefetch_abort
dabort  B       data_abort
irq     B       interrupt
fiq     B       fast_interrupt
199

Robert Sprowson's avatar
Robert Sprowson committed
200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
        ; exception handlers just for use during HAL init,
        ;   in case something goes wrong
undefined_instr
        B       .
swi_instr
        B       .
prefetch_abort
        B       .
data_abort
        B       .
interrupt
        B       .
fast_interrupt
        B       .

Ben Avison's avatar
Ben Avison committed
215
        ALIGN   256
216

Ben Avison's avatar
Ben Avison committed
217 218 219 220
atags   ; list of 'atags' structures constructed here by the loader code
        ; running on VideoCore, describing
        ; - available memory
        ; - command line parameters, including framebuffer parameters
221

Ben Avison's avatar
Ben Avison committed
222
        ALIGN   4096
223 224 225

end_stack
workspace
Ben Avison's avatar
Ben Avison committed
226
        %       sizeof_workspace
227

Robert Sprowson's avatar
Robert Sprowson committed
228 229
        ALIGN   32768
        ASSERT  . - HAL_Base = 32768
230

231
start
Jeffrey Lee's avatar
Jeffrey Lee committed
232
        CPUDetect lr
233 234 235 236 237 238 239
        BCC     %F02                     ; no MPIDR or HYP mode in ARM1176

        ; Sometimes a secondary CPU gets here (indicates a bug somewhere)
        ; Prevent it doing any further damage if so
        MRC     p15, 0, lr, c0, c0, 5   ; read MPIDR
        TST     lr, #&FF
01      WFINE
Robert Sprowson's avatar
Robert Sprowson committed
240
        BNE     %BT01
241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256

        ; Some versions of the firmware call us in HYP mode, which requires
        ; a secret handshake to drop into SVC mode
        MRS     lr, CPSR
        AND     lr, lr, #M32_bits
        TEQ     lr, #HYP32_mode
        BNE     %F02

        ADR     lr, %F03
        MSR     SPSR_cxsf, #F32_bit+I32_bit+SVC32_mode
        MSR     SPSR_x, #A32_bit
        MSR     elr_hyp, lr
        ERET
02
        MSR     CPSR_c,#F32_bit+I32_bit+SVC32_mode
03
Ben Avison's avatar
Ben Avison committed
257 258 259
        ADRL    v1, HAL_Base + OSROM_HALSize    ; v1 -> RISC OS image
        LDR     v8, [v1, #OSHdr_Entries]
        ADD     v8, v8, v1                      ; v8 -> RISC OS entry table
260

Ben Avison's avatar
Ben Avison committed
261 262 263
        ; Ensure CPU is 'set up' (typically enables ICache)
        MOV     a1, #0
        CallOSM OS_InitARM
264

Ben Avison's avatar
Ben Avison committed
265 266
        ADRL    sb,workspace
        ADRL    R13,end_stack
267 268
        ADRL    r4, reset
        STR     r4, MMUOffBaseAddr
Jeffrey Lee's avatar
Jeffrey Lee committed
269
        CPUDetect r4
270
        LDRCC   r4,=IO_Base_BCM2835
271 272
        LDREQ   r4,=IO_Base_BCM2836
        LDRHI   r4,=IO_Base_BCM2838
273
        STR     r4,PeriBase
274 275
        LDRHI   r4,=IO_Base2_BCM2838
        STRHI   r4,PeriBase2
276

277 278 279
        ; Query the platform
        BL      HAL_QueryPlatform

280
 [ HALDebug
281
        mov     a1, #0
282 283 284 285 286
        bl      HAL_UARTStartUp          ; start early for debug use
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup",10,0
        ALIGN
 ]
Jeffrey Lee's avatar
Jeffrey Lee committed
287 288 289 290 291 292 293 294 295 296 297 298 299

 [ JTAG
        ; Configure the GPIO pins used for JTAG
        LDR     a1, PeriBase
        ADD     a1, a1, #GPIO_Base
        LDR     a2, [a1, #GPFSel2]
        LDR     a3, =&3f00003f
        AND     a2, a2, a3 ; Keep settings for 20, 21, 28, 29
        LDR     a3, =(3<<6)+(3<<9)+(3<<12)+(3<<15)+(3<<18)+(3<<21) ; Set 22-27 to alt4
        ORR     a2, a2, a3
        STR     a2, [a1, #GPFSel2]
 ]

Jeffrey Lee's avatar
Jeffrey Lee committed
300 301 302
        ; Enable USB power
        ; Note - may need changing to enable other devices in future
        ; Looks like we need to write the logical OR of all the devices we want enabled
303 304 305 306
        MOV     r1, #0
        LDR     r0,=(16:SHL:MB_Pwr_USB)+MB_Chan_Pwr
        BL      HAL_SendHostMessage

307 308 309 310 311 312 313 314 315
        ; From config.txt we might have loaded some CMOS settings above the ROM,
        ; import those into our workspace (they may subsequently turn out to be junk)
        ADRL    a1, HAL_Base + OSROM_HALSize
        LDR     a3, [a1, #OSHdr_ImageSize]
        ADD     a2, a3, a1              ; loaded immediately after OS image
        ADR     a1, SimulatedCMOS
        LDR     a3, =?SimulatedCMOS
        BL      memcpy

316 317 318 319 320
 [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup2",10,0
        ALIGN
 ]
Robert Sprowson's avatar
Robert Sprowson committed
321
        LDR     v3, ARM_Base
Ben Avison's avatar
Ben Avison committed
322
        LDR     v7, ARM_End2
323 324 325 326 327
      [ HALDebug
        ADRL    a1, reset
        BL      HAL_DebugHexTX4
        MOV     a1, v3
        BL      HAL_DebugHexTX4
Ben Avison's avatar
Ben Avison committed
328
        MOV     a1, v7
329 330
        BL      HAL_DebugHexTX4
        BL      HAL_DebugTXStrInline
Ben Avison's avatar
Ben Avison committed
331
        DCB     "ROM start, RAM start, RAM end", 10, 0
332
        ALIGN
333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382
      ]
relocate_code
        ; Relocate ROM to high end of RAM
        ADRL    v1, HAL_Base + OSROM_HALSize
        LDR     v2, [v1, #OSHdr_ImageSize]
        LDR     lr, [v1, #OSHdr_Flags]
        TST     lr, #OSHdrFlag_SupportsCompression
        LDRNE   lr, [v1, #OSHdr_CompressedSize]
        MOVEQ   lr, v2
        SUB     v1, v1, #OSROM_HALSize ; Start of HAL
        ADD     v2, v2, #OSROM_HALSize ; Size of HAL+OS
        ADD     lr, lr, #OSROM_HALSize ; Size of compressed HAL+OS
        ADD     v5, v1, lr ; End of OS
        SUB     ip, v7, v2 ; New start address of HAL
        CMP     v1, ip
        BEQ     relocate_10 ; No copy needed
        CMP     v1, v7
        BHI     relocate_20 ; We're in some ROM above RAM. OK to continue with copy.
        CMP     v5, ip
        BLS     relocate_20 ; We're in some ROM/RAM below our copy destination. OK to continue with copy.
        ; Else we currently overlap the area we want to copy ourselves into.
        SUB     ip, v1, lr ; Copy the HAL+OS to just before itself.
relocate_20
        MOV     a1, ip ; Copy dest
        MOV     a2, v1 ; Copy source
        MOV     a3, lr ; Copy length
relocate_30
        LDR     a4, [a2], #4
        SUBS    a3, a3, #4
        STR     a4, [a1], #4
        BGT     relocate_30
        MOV     a1, #0
        MCR     p15, 0, a1, c7, c10, 4 ; drain write buffer
        MCR     p15, 0, a1, c7, c5, 0 ; invalidate I-Cache
        ; Jump to our new copy
        ADR     a1, relocate_code
        SUB     a2, ip, v1
        ADD     a1, a1, a2 ; relocate our branch target
        ADD     v8, v8, a2 ; Update OS entry table ptr
        MOV     pc, a1
relocate_10
        ; Copy completed, reset stack & workspace ptrs
        ADD     sp, v3, #4096 ; Use RAM for stack instead of bits of ROM
        ADRL    sb, workspace ; However workspace is still in ROM :(
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "ROM relocated", 10, 0
        ALIGN
      ]

383 384 385 386
        ; If we're a multi-core chip, the other cores should be sat in a boot
        ; stub located at &0, waiting for us to give them the address of some
        ; code to execute. Move them into a holding space in the relocated ROM
        ; so that we don't break them when we overwrite the boot stub.
Jeffrey Lee's avatar
Jeffrey Lee committed
387
        CPUDetect lr
388
        BCC     clear_ram
389 390
        LDREQ   a1, =INT_BASE_BCM2836
        LDRHI   a1, =INT_BASE_BCM2838
391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428
        MVN     a2, #0
        STR     a2, [a1, #QA7_CORE0_MBOX1_RDCLR] ; Clear our mailboxes
        STR     a2, [a1, #QA7_CORE0_MBOX2_RDCLR]
        STR     a2, [a1, #QA7_CORE0_MBOX3_RDCLR]
        DSB
        ADR     a2, holding_pattern
        STR     a2, [a1, #QA7_CORE1_MBOX3_SET] ; Each core is sat waiting for mailbox 3
        STR     a2, [a1, #QA7_CORE2_MBOX3_SET]
        STR     a2, [a1, #QA7_CORE3_MBOX3_SET]
        DSB
        SEV     ; Current boot stub just has the cores in a spin loop, but use SEV just in case future stubs are more power-conscious
        ; Now wait for the cores to acknowledge the request (input via our mailboxes)
        MOV     a3, #1<<20 ; Timeout
        MOV     a4, #QA7_CORE0_MBOX1_RDCLR
10
        SUBS    a3, a3, #1
        BEQ     %FT20
        LDR     a2, [a1, a4]
        CMP     a2, #0
        BEQ     %BT10
        CMP     a4, #QA7_CORE0_MBOX3_RDCLR
        ADDNE   a4, a4, #QA7_CORE0_MBOX2_RDCLR-QA7_CORE0_MBOX1_RDCLR
        BNE     %BT10
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "Aux cores in holding pattern", 10, 0
        ALIGN
        B       %FT25
      ]
20
      [ HALDebug
        BL       HAL_DebugTXStrInline
        DCB      "Failed waking cores", 10, 0
        ALIGN
25
      ]

clear_ram
429 430 431 432 433
        ; Clear RAM
        ; v3 is start of RAM
        ; ip is end of RAM/start of ROM
        ; Note this code will clear the stack, but there shouldn't be anything on it yet anyway
        MOV     a1, ip
Ben Avison's avatar
Ben Avison committed
434
        LDR     v2, ARM_Base2
Ben Avison's avatar
Ben Avison committed
435 436 437
        MOV     a2, #0
        MOV     a3, #0
        MOV     a4, #0
438
        MOV     v1, #0
Ben Avison's avatar
Ben Avison committed
439 440 441 442
        MOV     v4, #0
        MOV     v5, #0
        MOV     v7, #0
        MOV     lr, #0
443

444 445 446 447 448
clear_lp1
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
Ben Avison's avatar
Ben Avison committed
449 450
        TEQ     a1, v2
        LDREQ   a1, ARM_End
451 452
        CMP     a1, v3
        BHI     clear_lp1
Ben Avison's avatar
Ben Avison committed
453 454 455 456 457 458
        MOV     a1, #0  ; AddRAM reference handle (NULL for first call)
        Push    "a1, ip"
        LDR     a2, ARM_Base
        LDR     a3, ARM_End
        CMP     a3, ip
        MOVHI   a3, ip
459
 [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
460
        BL      HAL_DebugTXStrInline
461 462
        DCB     "HalStartup3 .. rst  rend",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
463 464 465 466
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
Ben Avison's avatar
Ben Avison committed
467
        MOV     a1, #0
468
 ]
Ben Avison's avatar
Ben Avison committed
469 470
        MVN     a4, #0
        CallOSM OS_AddRAM
Ben Avison's avatar
Ben Avison committed
471
        STR     a1, [sp] ; ref for next call
472

Ben Avison's avatar
Ben Avison committed
473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491
        MOV     a1, #0
        LDR     a2, ARM_Base2
        LDR     a3, [sp, #4]
        CMP     a3, a2
        BLS     %FT01 ; no second block of RAM
 [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "HalStartup4 .. rst  rend",10,0
        ALIGN
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
        MOV     a1, #0
 ]
        MVN     a4, #0
        CallOSM OS_AddRAM
        STR     a1, [sp] ; ref for next call
01
492

Ben Avison's avatar
Ben Avison committed
493
        ; OS kernel informed of RAM areas
494

ROOL's avatar
ROOL committed
495 496 497 498 499
        LDR     a2, PeriBase
        ADD     a2, a2, #PM_Base
        LDR     a2, [a2, #PM_RSTS] ; consider reset status
        TST     a2, #PM_RSTS_HADPOR

Ben Avison's avatar
Ben Avison committed
500
        Pull    "a4,ip"      ; a4 = ref from last AddRAM
501
        MOV     a1, #OSStartFlag_RAMCleared
ROOL's avatar
ROOL committed
502
        ORRNE   a1, a1, #OSStartFlag_POR
503
        ADRL    a2, HAL_Base + OSROM_HALSize       ; a2 -> RISC OS image
Jeffrey Lee's avatar
Jeffrey Lee committed
504 505
        CPUDetect a3
        ADRCCL  a3, HALdescriptor
Ben Avison's avatar
Ben Avison committed
506 507
        ADREQL  a3, QA7_HALdescriptor
        ADRHIL  a3, VC6_HALdescriptor
508 509 510

        CallOSM OS_Start

Ben Avison's avatar
Ben Avison committed
511
        ; OS_Start doesn't return....invokes HAL_Init after MMU activation
512

513 514 515 516 517 518 519
holding_pattern
        ; Auxilliary cores arrive here
        ; First, work out who we are
        MRC     p15, 0, a1, c0, c0, 5 ; Read MPIDR
        AND     a1, a1, #3            ; Extract core number (should be 1-3)
      [ HALDebug
        DSB
520 521 522
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836+UART_Base
        LDRHI   a2, =IO_Base_BCM2838+UART_Base
523 524 525 526 527
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
        DSB
        ; Clear our mailbox register
528 529 530
        CPUDetect a2
        LDREQ   a2, =INT_BASE_BCM2836
        LDRHI   a2, =INT_BASE_BCM2838
531 532 533 534 535 536 537 538 539 540 541 542
        ADD     a3, a2, #QA7_CORE0_MBOX0_SET
        ADD     a3, a3, a1, LSL #2    ; Box to reply to core 0 on
        ADD     a4, a2, #QA7_CORE0_MBOX3_RDCLR
        ADD     a4, a4, a1, LSL #4    ; Box to receive instructions via
        MVN     v1, #0
        STR     v1, [a4]
        DSB
        ; Let the master core know that we're here
        STR     pc, [a3]              ; Any non-zero should do
        ; Now wait for further instruction
10
        WFE
543
        LDR     v1, [a4]
544 545 546 547
        CMP     v1, #0
        BEQ     %BT10
      [ HALDebug
        DSB
548 549 550
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836+UART_Base
        LDRHI   a2, =IO_Base_BCM2838+UART_Base
551 552 553
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
554
        ADR     lr, holding_pattern   ; Allow return to the holding pattern to simplify testing
555 556 557 558
        BX      v1

        LTORG

Ben Avison's avatar
Ben Avison committed
559 560
; Generate three HAL descriptors - one for ARM11 based systems, one for A7/A53
; and one for A72.
Jeffrey Lee's avatar
Jeffrey Lee committed
561
; This allows us to avoid extra overheads in some critical routines
Ben Avison's avatar
Ben Avison committed
562
; Entries created using 'VarEntry' will use either ARM11_$name, QA7_$name or VC6_$name
Jeffrey Lee's avatar
Jeffrey Lee committed
563 564 565 566 567 568 569 570

        GBLA    table_idx
        GBLA    entries
        GBLS    descriptor
        GBLS    table

table_idx SETA 0

Ben Avison's avatar
Ben Avison committed
571
        WHILE   table_idx < 3
Jeffrey Lee's avatar
Jeffrey Lee committed
572 573 574

 [ table_idx == 0
descriptor SETS "HALdescriptor"
Ben Avison's avatar
Ben Avison committed
575
 ELIF table_idx == 1
Jeffrey Lee's avatar
Jeffrey Lee committed
576
descriptor SETS "QA7_HALdescriptor"
Ben Avison's avatar
Ben Avison committed
577 578
 |
descriptor SETS "VC6_HALdescriptor"
Jeffrey Lee's avatar
Jeffrey Lee committed
579
 ]
580

Jeffrey Lee's avatar
Jeffrey Lee committed
581 582 583
table SETS "$descriptor._EntryTable"

$table DATA
584 585
        HALEntry HAL_Init

Ben Avison's avatar
Ben Avison committed
586 587
        VarEntry HAL_IRQEnable
        VarEntry HAL_IRQDisable
588
        HALEntry HAL_IRQClear
Ben Avison's avatar
Ben Avison committed
589 590 591 592 593
        VarEntry HAL_IRQSource
        VarEntry HAL_IRQStatus
        VarEntry HAL_FIQEnable
        VarEntry HAL_FIQDisable
        VarEntry HAL_FIQDisableAll
594
        HALEntry HAL_FIQClear
Ben Avison's avatar
Ben Avison committed
595 596
        VarEntry HAL_FIQSource
        VarEntry HAL_FIQStatus
597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623

        HALEntry HAL_Timers
        HALEntry HAL_TimerDevice
        HALEntry HAL_TimerGranularity
        HALEntry HAL_TimerMaxPeriod
        HALEntry HAL_TimerSetPeriod
        HALEntry HAL_TimerPeriod
        HALEntry HAL_TimerReadCountdown

        HALEntry HAL_CounterRate
        HALEntry HAL_CounterPeriod
        HALEntry HAL_CounterRead
        HALEntry HAL_CounterDelay

        HALEntry HAL_NVMemoryType
        HALEntry HAL_NVMemorySize
        HALEntry HAL_NVMemoryPageSize
        HALEntry HAL_NVMemoryProtectedSize
        HALEntry HAL_NVMemoryProtection
        NullEntry ; HAL_NVMemoryIICAddress
        HALEntry HAL_NVMemoryRead
        HALEntry HAL_NVMemoryWrite

        HALEntry HAL_IICBuses
        HALEntry HAL_IICType
        NullEntry ; HAL_IICSetLines
        NullEntry ; HAL_IICReadLines
624
        NullEntry ; HAL_IICDevice
625 626 627
        HALEntry HAL_IICTransfer
        HALEntry HAL_IICMonitorTransfer

628 629 630 631 632 633 634 635 636 637 638 639 640 641 642
        NullEntry ; HAL_VideoFlybackDevice
        NullEntry ; HAL_VideoSetMode
        NullEntry ; HAL_VideoWritePaletteEntry
        NullEntry ; HAL_VideoWritePaletteEntries
        NullEntry ; HAL_VideoReadPaletteEntry
        NullEntry ; HAL_VideoSetInterlace
        NullEntry ; HAL_VideoSetBlank
        NullEntry ; HAL_VideoSetPowerSave
        NullEntry ; HAL_VideoUpdatePointer
        NullEntry ; HAL_VideoSetDAG
        NullEntry ; HAL_VideoVetMode
        NullEntry ; HAL_VideoPixelFormats
        NullEntry ; HAL_VideoFeatures
        NullEntry ; HAL_VideoBufferAlignment
        NullEntry ; HAL_VideoOutputFormat
643

Ben Avison's avatar
Ben Avison committed
644
        VarEntry HAL_IRQProperties
Jeffrey Lee's avatar
Jeffrey Lee committed
645 646 647 648 649 650 651
      [ table_idx == 0
        NullEntry
        NullEntry
        NullEntry
        NullEntry
        NullEntry
      |
Ben Avison's avatar
Ben Avison committed
652 653 654 655 656
        VarEntry HAL_IRQSetCores
        VarEntry HAL_IRQGetCores
        VarEntry HAL_CPUCount
        VarEntry HAL_CPUNumber
        VarEntry HAL_SMPStartup
Jeffrey Lee's avatar
Jeffrey Lee committed
657
      ]
658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685

        HALEntry HAL_MachineID

        HALEntry HAL_ControllerAddress
        HALEntry HAL_HardwareInfo
        HALEntry HAL_SuperIOInfo
        HALEntry HAL_PlatformInfo
        NullEntry ; HALEntry HAL_CleanerSpace

        HALEntry HAL_UARTPorts
        HALEntry HAL_UARTStartUp
        HALEntry HAL_UARTShutdown
        HALEntry HAL_UARTFeatures
        HALEntry HAL_UARTReceiveByte
        HALEntry HAL_UARTTransmitByte
        HALEntry HAL_UARTLineStatus
        HALEntry HAL_UARTInterruptEnable
        HALEntry HAL_UARTRate
        HALEntry HAL_UARTFormat
        HALEntry HAL_UARTFIFOSize
        HALEntry HAL_UARTFIFOClear
        HALEntry HAL_UARTFIFOEnable
        HALEntry HAL_UARTFIFOThreshold
        HALEntry HAL_UARTInterruptID
        HALEntry HAL_UARTBreak
        HALEntry HAL_UARTModemControl
        HALEntry HAL_UARTModemStatus
        HALEntry HAL_UARTDevice
686
        HALEntry HAL_UARTDefault
687

688
      [ Debug
689 690
        HALEntry HAL_DebugRX
        HALEntry HAL_DebugTX
691 692 693 694
      |
        NullEntry ; HAL_DebugRX
        NullEntry ; HAL_DebugTX
      ]
695 696 697 698 699 700 701 702 703 704 705 706

        NullEntry ; HAL_PCIFeatures
        NullEntry ; HAL_PCIReadConfigByte
        NullEntry ; HAL_PCIReadConfigHalfword
        NullEntry ; HAL_PCIReadConfigWord
        NullEntry ; HAL_PCIWriteConfigByte
        NullEntry ; HAL_PCIWriteConfigHalfword
        NullEntry ; HAL_PCIWriteConfigWord
        NullEntry ; HAL_PCISpecialCycle
        NullEntry ; HAL_PCISlotTable
        NullEntry ; HAL_PCIAddresses

707 708 709
        HALEntry HAL_PlatformName
        NullEntry
        NullEntry
710 711 712

        HALEntry HAL_InitDevices

713 714 715 716
        HALEntry HAL_KbdScanDependencies
        NullEntry
        NullEntry
        NullEntry
717 718 719

        HALEntry HAL_PhysInfo

720
        HALEntry HAL_Reset
721

Ben Avison's avatar
Ben Avison committed
722
        VarEntry HAL_IRQMax
723

724
        HALEntry HAL_USBControllerInfo
725
        NullEntry ; HAL_USBPortPower
726 727
        NullEntry ; HAL_USBPortIRQStatus
        NullEntry ; HAL_USBPortIRQClear
728
        NullEntry ; HAL_USBPortDevice
729

John Ballance's avatar
John Ballance committed
730
        HALEntry  HAL_TimerIRQClear
731 732 733 734
        NullEntry ; HAL_TimerIRQStatus

        HALEntry HAL_ExtMachineID

Jeffrey Lee's avatar
Jeffrey Lee committed
735 736 737 738 739 740 741 742 743 744 745 746
entries SETA    (.-$table)/4

$descriptor     DATA
        DCD     HALFlag_NCNBWorkspace
        DCD     HAL_Base - $descriptor
        DCD     OSROM_HALSize
        DCD     $table - $descriptor
        DCD     &$entries
        DCD     sizeof_workspace

table_idx SETA table_idx+1
        WEND
747 748 749 750 751 752

;--------------------------------------------------------------------------------------
; HAL Initialisation callback from OS kernel
;--------------------------------------------------------------------------------------

HAL_Init
Robert Sprowson's avatar
Robert Sprowson committed
753
        Push    "v5, lr"
754

Robert Sprowson's avatar
Robert Sprowson committed
755
        MOV     v5, a2
Ben Avison's avatar
Ben Avison committed
756
        BL      SetUpOSEntries
757

Jeffrey Lee's avatar
Jeffrey Lee committed
758
        CPUDetect a2
759
        LDRCC   a2, =IO_Base_BCM2835
Jeffrey Lee's avatar
Jeffrey Lee committed
760 761 762
        BCC     %FT05

        ; Map in the A7/A53 control logic
763
        MOV     a1, #L1_S
764 765 766
        LDREQ   a2, =INT_BASE_BCM2836
        LDRHI   a2, =INT_BASE_BCM2838
        LDR     a3, =INT_SIZE
Jeffrey Lee's avatar
Jeffrey Lee committed
767
        CallOS  OS_MapInIO
768
        STR     a1, IntBase
Jeffrey Lee's avatar
Jeffrey Lee committed
769

770 771 772
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836
        LDRHI   a2, =IO_Base_BCM2838
Jeffrey Lee's avatar
Jeffrey Lee committed
773 774
05
        ; Map in the main IO region
775 776
        MOVCC   a1, #0
        MOVCS   a1, #L1_S
777 778
        LDRLS   a3, =IO_Size_BCM2835
        LDRHI   a3, =IO_Size_BCM2838
779 780 781
        CallOS  OS_MapInIO
        STR     a1, PeriBase

782 783 784 785 786 787 788 789 790
        ; Map in the secondary IO region
        CPUDetect a2
        BLS     %FT06
        MOV     a1, #L1_S
        LDR     a2, =IO_Base2_BCM2838
        LDR     a3, =IO_Size2_BCM2838
        CallOS  OS_MapInIO
        STR     a1, PeriBase2
06
791 792 793 794 795 796 797 798 799 800
        ; Recover various values that are now trapped in ROM from when the workspace
        ; and ROM overlapped prior to relocation. Copy them into RW memory at sb.
        ADRL    a4, workspace           ; where they are post ROM relocation

        LDR     a1, [a4, #:INDEX:FB_CacheMode]
        STR     a1, FB_CacheMode        ; GPU cache mode

        LDR     a3, [a4, #:INDEX:VC_Size]
        LDR     a2, [a4, #:INDEX:VC_Base]
        LDR     a1, [a4, #:INDEX:ARM_Base]
Ben Avison's avatar
Ben Avison committed
801
        LDR     ip, [a4, #:INDEX:ARM_End]
802 803
        STR     a3, VC_Size
        STR     a2, VC_Base
804
        STR     a1, ARM_Base
Ben Avison's avatar
Ben Avison committed
805 806 807 808 809
        STR     ip, ARM_End
        LDR     a1, [a4, #:INDEX:ARM_Base2]
        LDR     ip, [a4, #:INDEX:ARM_End2]
        STR     a1, ARM_Base2
        STR     ip, ARM_End2
810 811 812 813

        LDR     a3, [a4, #:INDEX:Board_Model]
        LDR     a2, [a4, #:INDEX:Board_Revision]
        LDR     a1, [a4, #:INDEX:ARM_DMAChannels]
814
        LDR     ip, [a4, #:INDEX:SafetyCatch]
815 816 817
        STR     a3, Board_Model
        STR     a2, Board_Revision
        STR     a1, ARM_DMAChannels
818
        STR     ip, SafetyCatch
819

Robert Sprowson's avatar
Robert Sprowson committed
820 821 822 823 824
        ; Model is expected to be 0, to save checking it elsewhere halt
        ; if it looks wrong
        MOVS    a3, a3
        BNE     .

825 826 827 828 829 830 831 832 833 834 835 836 837 838
        LDR     a3, [a4, #:INDEX:EMMCClock]
        LDR     a2, [a4, #:INDEX:CoreClock]
        STR     a3, EMMCClock
        STR     a2, CoreClock

 [ Debug
        MOV     a1,#0                   ; start the uart ..we use it for debug
        BL      HAL_UARTStartUp         ; restart to capture logical io address
   [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStart from OS",10,0
        ALIGN
   ]
 ]
Robert Sprowson's avatar
Robert Sprowson committed
839
     [ HALDebug
840
        LDR     a1, VC_Base
Robert Sprowson's avatar
Robert Sprowson committed
841
        BL      HAL_DebugHexTX4
842
        LDR     a1, VC_Size
Robert Sprowson's avatar
Robert Sprowson committed
843
        BL      HAL_DebugHexTX4
844 845 846
        BL      HAL_DebugTXStrInline
        DCB     "VC memory",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
847
     ]
John Ballance's avatar
John Ballance committed
848

Jeffrey Lee's avatar
Jeffrey Lee committed
849
        ; Get the physical address of NCNB workspace
Robert Sprowson's avatar
Robert Sprowson committed
850 851
        ; v5 -> start of NCNB workspace
        STR     v5, NCNBAddr
852

Robert Sprowson's avatar
Robert Sprowson committed
853
        MOV     a1, v5
Ben Avison's avatar
Ben Avison committed
854
        CallOS  OS_LogToPhys
John Ballance's avatar
John Ballance committed
855
        LDR     a3, FB_CacheMode
Jeffrey Lee's avatar
Jeffrey Lee committed
856 857
        ORR     a1, a1, a3
        STR     a1, NCNBPhysAddr
John Ballance's avatar
John Ballance committed
858

859 860 861 862 863
        ; Try and initialise virtual GPIO buffer
        LDR     a1, =ARM2VC_Tag_GetVirtGPIOBuf
        MOV     a2, #4096               ; should only need a word, but request a whole page for safety (avoid getting caught out if they make the buffer bigger in future)
        LDR     a3, =ARM2VC_Tag_SetVirtGPIOBuf
        BL      GetVCBuffer
864
        STR     a1, VirtGPIOBuf
865

866
        BL      CMOS_Init
867 868
        BL      Interrupt_Init          ; initialise our interrupts
        BL      Timer_Init
Ben Avison's avatar
Ben Avison committed
869
        BL      IIC_Init
870

871
     [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
872 873
        BL      HAL_DebugTXStrInline
        DCB     "HAL Init completed",10,0
Ben Avison's avatar
Ben Avison committed
874
        ALIGN
875 876
     ]

Robert Sprowson's avatar
Robert Sprowson committed
877
        Pull    "v5, pc"
878

879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917
; Initialise the simulated CMOS.
CMOS_Init ROUT
        Push    "v1, lr"
        ADRL    a1, workspace           ; where it got relocated to
        ADD     v1, a1, #:INDEX:SimulatedCMOS
        LDR     a4, [v1, #?SimulatedCMOS - 4]
        SUB     a4, a4, #500            ; Check version word is from RISC OS 5
        CMP     a4, #100
        BHS     %FT10

        ; Now we need to take the logical CMOS file order and make it physical
        ; The resulting layout from logical is [F0-FF][C0-EF][00-BF][100-END]
        ADR     a1, SimulatedCMOS
        ADD     a2, v1, #&F0
        MOV     a3, #16*1
        BL      memcpy
        ADD     a1, a1, #16*1
        ADD     a2, v1, #&C0
        MOV     a3, #16*3
        BL      memcpy
        ADD     a1, a1, #16*3
        ADD     a2, v1, #0
        MOV     a3, #16*12
        BL      memcpy
        ADD     a1, a1, #16*12
        ADD     a2, v1, #&100
        MOV     a3, #?SimulatedCMOS - 4 - &100
        BL      memcpy
        Pull    "v1, pc"
10
        ADR     a1, SimulatedCMOS
        MOV     a2, #-1                 ; Zap it to a known blank state
        LDR     a3, =?SimulatedCMOS - 4
20
        STR     a2, [a1, a3]
        SUBS    a3, a3, #4
        BPL     %BT20
        Pull    "v1, pc"

918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950
; Initialise and relocate the entry table.
SetUpOSEntries  ROUT
        STR     a1, OSheader
        LDR     a2, [a1, #OSHdr_NumEntries]
        CMP     a2, #HighestOSEntry+1
        MOVHI   a2, #HighestOSEntry+1

        ADRL    a3, OSentries
        LDR     a4, [a1, #OSHdr_Entries]
        ADD     a4, a4, a1

05      SUBS    a2, a2, #1
        LDR     ip, [a4, a2, LSL #2]
        ADD     ip, ip, a4
        STR     ip, [a3, a2, LSL #2]
        BNE     %BT05

        MOV     pc, lr

HAL_ControllerAddress
        MOV     a1, #0
        MOV     pc, lr

HAL_HardwareInfo
        LDR     ip, =&FFFFFF00
        STR     ip, [a1]
        MOV     ip, #0
        STR     ip, [a2]
        LDR     ip, =&00FFFF00
        STR     ip, [a3]
        MOV     pc, lr

HAL_PlatformInfo
951
        MOV     ip, #2_10000    ; no podules,no PCI cards,no multi CPU,no soft off,and soft ROM
952 953 954 955 956 957 958 959 960 961 962 963
        STR     ip, [a2]
        MOV     ip, #2_11111    ; mask of valid bits
        STR     ip, [a3]
        MOV     pc, lr

HAL_SuperIOInfo
        MOV     ip, #0
        STR     ip, [a1]
        STR     ip, [a2]
        MOV     pc, lr

HAL_MachineID
964 965 966 967
;        ADR     ip, MachAD
        LDR     ip, MachAD
        LDMIA   ip, {a1, a2}
        mov     pc, lr
968

969
MachAD  DCD     :INDEX:workspace + :INDEX:MachineID
970 971 972

HAL_ExtMachineID
        MOVS    ip, a1
973
        MOV     a1, #0
974 975 976
        MOV     pc, lr

HAL_Reset
977 978 979
        MRS     a1, CPSR
        ORR     a1, a1, #I32_bit+F32_bit ; paranoia, don't allow reset to be interrupted
        MSR     CPSR_c, a1
980 981
        LDR     a1, PeriBase
        ADD     a1, a1, #PM_Base
982
        DoMemBarrier a3
ROOL's avatar
ROOL committed
983
        LDR     a2, [a1, #PM_RSTC]
984
        MOV     a3, #PM_Password
ROOL's avatar
ROOL committed
985 986
        BIC     a2, a2, #PM_RSTC_WRCFG_MASK
        ORR     a2, a2, #PM_RSTC_WRCFG_FULLRST
987 988
        ORR     a2, a2, a3
        ADD     a3, a3, #10
ROOL's avatar
ROOL committed
989 990
        STR     a3, [a1, #PM_WDOG]
        STR     a2, [a1, #PM_RSTC]
991
        B       .
992

993 994
HAL_PhysInfo    ROUT
        TEQ     a1, #PhysInfo_GetTableSize
Ben Avison's avatar
Ben Avison committed
995 996 997 998 999 1000 1001 1002
        BNE     %FT01
        CPUDetect a2
        MOVLS   a1, #524288 ; Two pages in each byte, so (2^32)/(4096*2)
        MOVHI   a1, #4194304 ; Two pages in each byte, so (2^35)/(4096*2)
        STR     a1, [a2]
        MVN     a1, #0
        MOV     pc, lr
01
1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015
        TEQ     a1, #PhysInfo_HardROM
        MOVEQ   a1, #0 ; No hard ROM
        MOVEQ   a2, #0
        STMEQIA a3, {a1-a2}
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_WriteTable
        MOVNE   a1, #0
        MOVNE   pc, lr

        Push    "v1-v5,lr"
        LDR     v1, ARM_Base
Ben Avison's avatar
Ben Avison committed
1016 1017
        LDR     v2, ARM_End2
        SUB     v2, v2, #1 ; make inclusive
1018 1019 1020 1021 1022 1023
        STMIA   a3, {v1-v2} ; All RAM the OS knows about will be here
        ; Majority of table is unused, so prefill it
        LDR     v3, =&88888888 ; Unused regions (or RAM)
        MOV     a1, v3
        MOV     a3, v3
        MOV     a4, v3
Ben Avison's avatar
Ben Avison committed
1024 1025
        CPUDetect v5
        BHI     Pi4_PhysInfo
1026 1027 1028 1029 1030 1031
        ADD     v4, a2, #524288
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
Jeffrey Lee's avatar
Jeffrey Lee committed
1032
        CPUDetect v5
1033
        SUB     a2, a2, #524288-(IO_Base_BCM2835>>13)
1034
        ADDEQ   a2, a2, #(IO_Base_BCM2836-IO_Base_BCM2835)>>13
1035 1036 1037 1038
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
1039 1040 1041 1042
        ADDLO   v5, a2, #IO_Size_BCM2835>>13
        ASSERT  IO_Base_BCM2836+IO_Size_BCM2835 = INT_BASE_BCM2836
        ADDEQ   v5, a2, #(IO_Size_BCM2835+INT_SIZE)>>13
        ASSERT  INT_SIZE :AND: ((2<<17)-1) = 0 ; 2 pages per table byte, 16 table bytes per iteration = 2^17 RAM bytes per iteration
1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #524288
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        MVN     a1, #0
        Pull    "v1-v5,pc"
1059

Ben Avison's avatar
Ben Avison committed
1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098
Pi4_PhysInfo
        ADD     v4, a2, #4194304
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
        SUB     a2, a2, #4194304
        ADD     a2, a2, #IO_Base2_BCM2838>>13
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
        ADD     v5, a2, #(IO_Size2_BCM2838+IO_Size_BCM2838+INT_SIZE)>>13
        ASSERT  INT_SIZE :AND: ((2<<17)-1) = 0 ; 2 pages per table byte, 16 table bytes per iteration = 2^17 RAM bytes per iteration
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #4194304
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        ; Pi 4 features a PCIe bus in the top 8 GB, fill it in as IO too
        SUB     a2, v4, #4194304-((PCIe_Base_Hi<<(32-13)) + (PCIe_Base_Lo>>13))
        ASSERT  4194304 = ((PCIe_Base_Hi + PCIe_Size_Hi)<<(32-13)) + ((PCIe_Base_Lo + PCIe_Size_Lo)>>13)
40
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT40
        MVN     a1, #0
        Pull    "v1-v5,pc"

1099

1100 1101 1102
HAL_Null
        MOV     pc, lr

1103
HAL_InitDevices
1104
        STR     lr, [sp, #-4]!
1105
        BL      Video_InitDevices ; Must be before DMA_InitDevices
1106
        BL      SDIO_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
1107
        BL      DMA_InitDevices
1108 1109
        BL      GPIO_InitDevices
        BL      VCHIQ_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
1110
        BL      RTC_InitDevices
1111
        BL      SPI_InitDevices
1112
        BL      Touch_InitDevices
1113
        BL      BCMMBox_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
1114
        BL      DBell_InitDevices
1115
        LDR     pc, [sp], #4
1116

Jeffrey Lee's avatar
Jeffrey Lee committed
1117
; Out: a1 = number of CPU cores
Ben Avison's avatar
Ben Avison committed
1118
VC6_HAL_CPUCount
Jeffrey Lee's avatar
Jeffrey Lee committed
1119 1120 1121 1122 1123
QA7_HAL_CPUCount
        MOV     a1, #4
        MOV     pc, lr

; Out: a1 = number of this core
Ben Avison's avatar
Ben Avison committed
1124
VC6_HAL_CPUNumber
Jeffrey Lee's avatar
Jeffrey Lee committed
1125 1126 1127 1128
QA7_HAL_CPUNumber
        MRC     p15, 0, a1, c0, c0, 5
        AND     a1, a1, #3
        MOV     pc, lr
1129

Jeffrey Lee's avatar
Jeffrey Lee committed
1130 1131 1132 1133
; In: a1 = core number
;     a2 = boot physical address
; Out: Indicated core will be booting (undefined if a1 is current core)
; Assume caller has fully flushed the boot code to RAM (no DSB prior to mbox write)
Ben Avison's avatar
Ben Avison committed
1134
VC6_HAL_SMPStartup
Jeffrey Lee's avatar
Jeffrey Lee committed
1135
QA7_HAL_SMPStartup
1136
        LDR     a3, IntBase
Jeffrey Lee's avatar
Jeffrey Lee committed
1137 1138 1139 1140 1141 1142
        ASSERT  QA7_CORE1_MBOX3_SET-QA7_CORE0_MBOX3_SET = 16
        ADD     a3, a3, a1, LSL #4
        STR     a2, [a3, #QA7_CORE0_MBOX3_SET]
        DSB
        SEV
        MOV     pc, lr
1143 1144 1145 1146

 [ HALDebug
; a2-> null terminated string
HAL_DebugTXS    ROUT
Jeffrey Lee's avatar
Jeffrey Lee committed
1147 1148 1149
        STMFD   sp!, {a1-a4,v1,ip,lr}
        SUB     v1, a2, #1
1       LDRB    a1, [v1,#1]!
1150
        TEQ     a1, #&0
Jeffrey Lee's avatar
Jeffrey Lee committed
1151
        LDMEQFD sp!, {a1-a4,v1,ip,pc}
1152 1153 1154 1155
        BL      HAL_DebugTX
        B       %BT1

HAL_DebugHexTX
Jeffrey Lee's avatar
Jeffrey Lee committed
1156
       stmfd    r13!, {r0-r3,ip,lr}
1157 1158
       b        jbdt1
HAL_DebugHexTX2
Jeffrey Lee's avatar
Jeffrey Lee committed
1159
       stmfd    r13!, {r0-r3,ip,lr}
1160 1161
       b        jbdt2
HAL_DebugHexTX4
Jeffrey Lee's avatar
Jeffrey Lee committed
1162
       stmfd    r13!, {r0-r3,ip,lr}
1163 1164 1165 1166 1167 1168 1169