Top 37.8 KB
Newer Older
1
;
Ben Avison's avatar
Ben Avison committed
2
; Copyright (c) 2012, RISC OS Open Ltd
3
; Copyright (c) 2012, Adrian Lees
Ben Avison's avatar
Ben Avison committed
4
; All rights reserved.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met:
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;
; With many thanks to Broadcom Europe Ltd for releasing the source code to
; its Linux drivers, thus making this port possible.
;

        AREA    |!!!ROMStart|, CODE, READONLY, PIC

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Machine.<Machine>
        GET     Hdr:HALSize.<HALSize>
40
        GET     Hdr:MEMM.VMSAv6
41 42 43
        GET     Hdr:FSNumbers
        GET     Hdr:NewErrors
        GET     Hdr:BCMSupport
44 45 46

        GET     Hdr:HALEntries

Ben Avison's avatar
Ben Avison committed
47
        GET     hdr.BCM2835
48 49 50
        GET     hdr.StaticWS
        GET     hdr.CastleMacros

51
        IMPORT  Interrupt_Init
52
        IMPORT  InterruptVC6_Init
Jeffrey Lee's avatar
Jeffrey Lee committed
53 54
        IMPORT  ARM11_HAL_IRQEnable
        IMPORT  ARM11_HAL_IRQDisable
55
        IMPORT  ARM11_HAL_IRQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
56 57 58 59 60
        IMPORT  ARM11_HAL_IRQSource
        IMPORT  ARM11_HAL_IRQStatus
        IMPORT  ARM11_HAL_FIQEnable
        IMPORT  ARM11_HAL_FIQDisable
        IMPORT  ARM11_HAL_FIQDisableAll
61
        IMPORT  ARM11_HAL_FIQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
62 63 64 65 66 67
        IMPORT  ARM11_HAL_FIQSource
        IMPORT  ARM11_HAL_FIQStatus
        IMPORT  ARM11_HAL_IRQMax
        IMPORT  ARM11_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQEnable
        IMPORT  QA7_HAL_IRQDisable
68
        IMPORT  QA7_HAL_IRQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
69 70 71 72 73
        IMPORT  QA7_HAL_IRQSource
        IMPORT  QA7_HAL_IRQStatus
        IMPORT  QA7_HAL_FIQEnable
        IMPORT  QA7_HAL_FIQDisable
        IMPORT  QA7_HAL_FIQDisableAll
74
        IMPORT  QA7_HAL_FIQClear
Jeffrey Lee's avatar
Jeffrey Lee committed
75 76 77 78 79 80
        IMPORT  QA7_HAL_FIQSource
        IMPORT  QA7_HAL_FIQStatus
        IMPORT  QA7_HAL_IRQMax
        IMPORT  QA7_HAL_IRQProperties
        IMPORT  QA7_HAL_IRQSetCores
        IMPORT  QA7_HAL_IRQGetCores
Ben Avison's avatar
Ben Avison committed
81 82
        IMPORT  VC6_HAL_IRQEnable
        IMPORT  VC6_HAL_IRQDisable
83
        IMPORT  VC6_HAL_IRQClear
Ben Avison's avatar
Ben Avison committed
84 85 86 87 88
        IMPORT  VC6_HAL_IRQSource
        IMPORT  VC6_HAL_IRQStatus
        IMPORT  VC6_HAL_FIQEnable
        IMPORT  VC6_HAL_FIQDisable
        IMPORT  VC6_HAL_FIQDisableAll
89
        IMPORT  VC6_HAL_FIQClear
Ben Avison's avatar
Ben Avison committed
90 91 92 93 94 95
        IMPORT  VC6_HAL_FIQSource
        IMPORT  VC6_HAL_FIQStatus
        IMPORT  VC6_HAL_IRQMax
        IMPORT  VC6_HAL_IRQProperties
        IMPORT  VC6_HAL_IRQSetCores
        IMPORT  VC6_HAL_IRQGetCores
96

97
        IMPORT  Timer_Init
Ben Avison's avatar
Ben Avison committed
98 99 100 101 102 103 104
        IMPORT  HAL_Timers
        IMPORT  HAL_TimerDevice
        IMPORT  HAL_TimerGranularity
        IMPORT  HAL_TimerMaxPeriod
        IMPORT  HAL_TimerSetPeriod
        IMPORT  HAL_TimerPeriod
        IMPORT  HAL_TimerReadCountdown
John Ballance's avatar
John Ballance committed
105
        IMPORT  HAL_TimerIRQClear
106

Ben Avison's avatar
Ben Avison committed
107 108 109 110 111
        IMPORT  HAL_CounterRate
        IMPORT  HAL_CounterPeriod
        IMPORT  HAL_CounterRead
        IMPORT  HAL_CounterDelay

Ben Avison's avatar
Ben Avison committed
112
        IMPORT  IIC_Init
Ben Avison's avatar
Ben Avison committed
113 114 115 116 117 118 119 120 121 122 123 124 125
        IMPORT  HAL_IICBuses
        IMPORT  HAL_IICType
        IMPORT  HAL_IICTransfer
        IMPORT  HAL_IICMonitorTransfer

        IMPORT  HAL_NVMemoryType
        IMPORT  HAL_NVMemorySize
        IMPORT  HAL_NVMemoryPageSize
        IMPORT  HAL_NVMemoryProtectedSize
        IMPORT  HAL_NVMemoryProtection
        IMPORT  HAL_NVMemoryRead
        IMPORT  HAL_NVMemoryWrite

126 127 128 129 130 131 132 133 134 135
        IMPORT  PCI_Init
        IMPORT  HAL_PCIReadConfigByte
        IMPORT  HAL_PCIReadConfigHalfword
        IMPORT  HAL_PCIReadConfigWord
        IMPORT  HAL_PCIWriteConfigByte
        IMPORT  HAL_PCIWriteConfigHalfword
        IMPORT  HAL_PCIWriteConfigWord
        IMPORT  HAL_PCISlotTable
        IMPORT  HAL_PCIAddresses

Ben Avison's avatar
Ben Avison committed
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154
        IMPORT  HAL_UARTPorts
        IMPORT  HAL_UARTStartUp
        IMPORT  HAL_UARTShutdown
        IMPORT  HAL_UARTFeatures
        IMPORT  HAL_UARTReceiveByte
        IMPORT  HAL_UARTTransmitByte
        IMPORT  HAL_UARTLineStatus
        IMPORT  HAL_UARTInterruptEnable
        IMPORT  HAL_UARTRate
        IMPORT  HAL_UARTFormat
        IMPORT  HAL_UARTFIFOSize
        IMPORT  HAL_UARTFIFOClear
        IMPORT  HAL_UARTFIFOEnable
        IMPORT  HAL_UARTFIFOThreshold
        IMPORT  HAL_UARTInterruptID
        IMPORT  HAL_UARTBreak
        IMPORT  HAL_UARTModemControl
        IMPORT  HAL_UARTModemStatus
        IMPORT  HAL_UARTDevice
155
        IMPORT  HAL_UARTDefault
Ben Avison's avatar
Ben Avison committed
156

157
 [ Debug
Ben Avison's avatar
Ben Avison committed
158 159
        IMPORT  HAL_DebugRX
        IMPORT  HAL_DebugTX
160
 ]
Ben Avison's avatar
Ben Avison committed
161

162
        IMPORT  HAL_PlatformName
Ben Avison's avatar
Ben Avison committed
163

164
        IMPORT  HAL_KbdScanDependencies
Ben Avison's avatar
Ben Avison committed
165 166

        IMPORT  HAL_USBControllerInfo
167

168 169
        IMPORT  SDIO_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
170 171
        IMPORT  DMA_InitDevices

172 173 174 175
        IMPORT  GPIO_InitDevices

        IMPORT  VCHIQ_InitDevices

176 177
        IMPORT  Video_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
178 179
        IMPORT  RTC_InitDevices

180 181
        IMPORT  SPI_InitDevices

182 183
        IMPORT  Touch_InitDevices

184 185
        IMPORT  BCMMBox_InitDevices

Jeffrey Lee's avatar
Jeffrey Lee committed
186 187
        IMPORT  DBell_InitDevices

188 189
        IMPORT  HAL_SendHostMessage
        IMPORT  HAL_QueryPlatform
190
        IMPORT  GetVCBuffer
191

Ben Avison's avatar
Ben Avison committed
192
        EXPORT  HAL_Base
193
        IMPORT  memcpy
194 195

     [ HALDebug
Jeffrey Lee's avatar
Jeffrey Lee committed
196 197
        EXPORT  HAL_DebugHexTX4
        EXPORT  HAL_DebugTXStrInline
198 199
     ]

Ben Avison's avatar
Ben Avison committed
200 201
        EXPORT  reset
        EXPORT  workspace
202

Ben Avison's avatar
Ben Avison committed
203
        ENTRY
204

Robert Sprowson's avatar
Robert Sprowson committed
205 206
HAL_Base

Ben Avison's avatar
Ben Avison committed
207 208 209 210 211 212 213
reset   B       start
undef   B       undefined_instr
swi     B       swi_instr
pabort  B       prefetch_abort
dabort  B       data_abort
irq     B       interrupt
fiq     B       fast_interrupt
214

Robert Sprowson's avatar
Robert Sprowson committed
215 216 217 218 219 220 221 222 223 224 225 226 227 228 229
        ; exception handlers just for use during HAL init,
        ;   in case something goes wrong
undefined_instr
        B       .
swi_instr
        B       .
prefetch_abort
        B       .
data_abort
        B       .
interrupt
        B       .
fast_interrupt
        B       .

Ben Avison's avatar
Ben Avison committed
230
        ALIGN   256
231

Ben Avison's avatar
Ben Avison committed
232 233 234 235
atags   ; list of 'atags' structures constructed here by the loader code
        ; running on VideoCore, describing
        ; - available memory
        ; - command line parameters, including framebuffer parameters
236

Ben Avison's avatar
Ben Avison committed
237
        ALIGN   4096
238 239 240

end_stack
workspace
Ben Avison's avatar
Ben Avison committed
241
        %       sizeof_workspace
242

Robert Sprowson's avatar
Robert Sprowson committed
243 244
        ALIGN   32768
        ASSERT  . - HAL_Base = 32768
245

246
start
Jeffrey Lee's avatar
Jeffrey Lee committed
247
        CPUDetect lr
248 249 250 251 252 253 254
        BCC     %F02                     ; no MPIDR or HYP mode in ARM1176

        ; Sometimes a secondary CPU gets here (indicates a bug somewhere)
        ; Prevent it doing any further damage if so
        MRC     p15, 0, lr, c0, c0, 5   ; read MPIDR
        TST     lr, #&FF
01      WFINE
Robert Sprowson's avatar
Robert Sprowson committed
255
        BNE     %BT01
256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271

        ; Some versions of the firmware call us in HYP mode, which requires
        ; a secret handshake to drop into SVC mode
        MRS     lr, CPSR
        AND     lr, lr, #M32_bits
        TEQ     lr, #HYP32_mode
        BNE     %F02

        ADR     lr, %F03
        MSR     SPSR_cxsf, #F32_bit+I32_bit+SVC32_mode
        MSR     SPSR_x, #A32_bit
        MSR     elr_hyp, lr
        ERET
02
        MSR     CPSR_c,#F32_bit+I32_bit+SVC32_mode
03
Ben Avison's avatar
Ben Avison committed
272 273 274
        ADRL    v1, HAL_Base + OSROM_HALSize    ; v1 -> RISC OS image
        LDR     v8, [v1, #OSHdr_Entries]
        ADD     v8, v8, v1                      ; v8 -> RISC OS entry table
275

Ben Avison's avatar
Ben Avison committed
276 277 278
        ; Ensure CPU is 'set up' (typically enables ICache)
        MOV     a1, #0
        CallOSM OS_InitARM
279

Ben Avison's avatar
Ben Avison committed
280 281
        ADRL    sb,workspace
        ADRL    R13,end_stack
282 283
        ADRL    r4, reset
        STR     r4, MMUOffBaseAddr
Jeffrey Lee's avatar
Jeffrey Lee committed
284
        CPUDetect r4
285
        LDRCC   r4,=IO_Base_BCM2835
286 287
        LDREQ   r4,=IO_Base_BCM2836
        LDRHI   r4,=IO_Base_BCM2838
288
        STR     r4,PeriBase
289 290
        LDRHI   r4,=IO_Base2_BCM2838
        STRHI   r4,PeriBase2
291

292 293 294
        ; Query the platform
        BL      HAL_QueryPlatform

295
 [ HALDebug
296
        mov     a1, #0
297 298 299 300
        bl      HAL_UARTStartUp          ; start early for debug use
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup",10,0
        ALIGN
301 302 303 304 305 306 307 308 309 310 311 312 313 314

   [ {FALSE} ; Dump out the boot stub for debugging
        MOV     v1, #0
        MOV     v2, #256
10
        MOV     a1, v1
        bl      HAL_DebugHexTX4
        LDR     a1, [v1], #4
        BL      HAL_DebugHexTX4
        MOV     a1, #10
        BL      HAL_DebugTX
        CMP     v1, v2
        BNE     %BT10
   ]
315
 ]
316
        
Jeffrey Lee's avatar
Jeffrey Lee committed
317 318 319 320 321 322 323 324 325 326 327 328 329

 [ JTAG
        ; Configure the GPIO pins used for JTAG
        LDR     a1, PeriBase
        ADD     a1, a1, #GPIO_Base
        LDR     a2, [a1, #GPFSel2]
        LDR     a3, =&3f00003f
        AND     a2, a2, a3 ; Keep settings for 20, 21, 28, 29
        LDR     a3, =(3<<6)+(3<<9)+(3<<12)+(3<<15)+(3<<18)+(3<<21) ; Set 22-27 to alt4
        ORR     a2, a2, a3
        STR     a2, [a1, #GPFSel2]
 ]

Jeffrey Lee's avatar
Jeffrey Lee committed
330 331 332
        ; Enable USB power
        ; Note - may need changing to enable other devices in future
        ; Looks like we need to write the logical OR of all the devices we want enabled
333 334 335 336
        MOV     r1, #0
        LDR     r0,=(16:SHL:MB_Pwr_USB)+MB_Chan_Pwr
        BL      HAL_SendHostMessage

337 338 339 340 341 342 343 344 345
        ; From config.txt we might have loaded some CMOS settings above the ROM,
        ; import those into our workspace (they may subsequently turn out to be junk)
        ADRL    a1, HAL_Base + OSROM_HALSize
        LDR     a3, [a1, #OSHdr_ImageSize]
        ADD     a2, a3, a1              ; loaded immediately after OS image
        ADR     a1, SimulatedCMOS
        LDR     a3, =?SimulatedCMOS
        BL      memcpy

346 347 348 349 350
 [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStartup2",10,0
        ALIGN
 ]
Robert Sprowson's avatar
Robert Sprowson committed
351
        LDR     v3, ARM_Base
Ben Avison's avatar
Ben Avison committed
352
        LDR     v7, ARM_End2
353 354 355 356 357
      [ HALDebug
        ADRL    a1, reset
        BL      HAL_DebugHexTX4
        MOV     a1, v3
        BL      HAL_DebugHexTX4
Ben Avison's avatar
Ben Avison committed
358
        MOV     a1, v7
359 360
        BL      HAL_DebugHexTX4
        BL      HAL_DebugTXStrInline
Ben Avison's avatar
Ben Avison committed
361
        DCB     "ROM start, RAM start, RAM end", 10, 0
362
        ALIGN
363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412
      ]
relocate_code
        ; Relocate ROM to high end of RAM
        ADRL    v1, HAL_Base + OSROM_HALSize
        LDR     v2, [v1, #OSHdr_ImageSize]
        LDR     lr, [v1, #OSHdr_Flags]
        TST     lr, #OSHdrFlag_SupportsCompression
        LDRNE   lr, [v1, #OSHdr_CompressedSize]
        MOVEQ   lr, v2
        SUB     v1, v1, #OSROM_HALSize ; Start of HAL
        ADD     v2, v2, #OSROM_HALSize ; Size of HAL+OS
        ADD     lr, lr, #OSROM_HALSize ; Size of compressed HAL+OS
        ADD     v5, v1, lr ; End of OS
        SUB     ip, v7, v2 ; New start address of HAL
        CMP     v1, ip
        BEQ     relocate_10 ; No copy needed
        CMP     v1, v7
        BHI     relocate_20 ; We're in some ROM above RAM. OK to continue with copy.
        CMP     v5, ip
        BLS     relocate_20 ; We're in some ROM/RAM below our copy destination. OK to continue with copy.
        ; Else we currently overlap the area we want to copy ourselves into.
        SUB     ip, v1, lr ; Copy the HAL+OS to just before itself.
relocate_20
        MOV     a1, ip ; Copy dest
        MOV     a2, v1 ; Copy source
        MOV     a3, lr ; Copy length
relocate_30
        LDR     a4, [a2], #4
        SUBS    a3, a3, #4
        STR     a4, [a1], #4
        BGT     relocate_30
        MOV     a1, #0
        MCR     p15, 0, a1, c7, c10, 4 ; drain write buffer
        MCR     p15, 0, a1, c7, c5, 0 ; invalidate I-Cache
        ; Jump to our new copy
        ADR     a1, relocate_code
        SUB     a2, ip, v1
        ADD     a1, a1, a2 ; relocate our branch target
        ADD     v8, v8, a2 ; Update OS entry table ptr
        MOV     pc, a1
relocate_10
        ; Copy completed, reset stack & workspace ptrs
        ADD     sp, v3, #4096 ; Use RAM for stack instead of bits of ROM
        ADRL    sb, workspace ; However workspace is still in ROM :(
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "ROM relocated", 10, 0
        ALIGN
      ]

413 414 415 416
        ; If we're a multi-core chip, the other cores should be sat in a boot
        ; stub located at &0, waiting for us to give them the address of some
        ; code to execute. Move them into a holding space in the relocated ROM
        ; so that we don't break them when we overwrite the boot stub.
Jeffrey Lee's avatar
Jeffrey Lee committed
417
        CPUDetect lr
418
        BCC     clear_ram
419 420
        LDREQ   a1, =INT_BASE_BCM2836
        LDRHI   a1, =INT_BASE_BCM2838
421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458
        MVN     a2, #0
        STR     a2, [a1, #QA7_CORE0_MBOX1_RDCLR] ; Clear our mailboxes
        STR     a2, [a1, #QA7_CORE0_MBOX2_RDCLR]
        STR     a2, [a1, #QA7_CORE0_MBOX3_RDCLR]
        DSB
        ADR     a2, holding_pattern
        STR     a2, [a1, #QA7_CORE1_MBOX3_SET] ; Each core is sat waiting for mailbox 3
        STR     a2, [a1, #QA7_CORE2_MBOX3_SET]
        STR     a2, [a1, #QA7_CORE3_MBOX3_SET]
        DSB
        SEV     ; Current boot stub just has the cores in a spin loop, but use SEV just in case future stubs are more power-conscious
        ; Now wait for the cores to acknowledge the request (input via our mailboxes)
        MOV     a3, #1<<20 ; Timeout
        MOV     a4, #QA7_CORE0_MBOX1_RDCLR
10
        SUBS    a3, a3, #1
        BEQ     %FT20
        LDR     a2, [a1, a4]
        CMP     a2, #0
        BEQ     %BT10
        CMP     a4, #QA7_CORE0_MBOX3_RDCLR
        ADDNE   a4, a4, #QA7_CORE0_MBOX2_RDCLR-QA7_CORE0_MBOX1_RDCLR
        BNE     %BT10
      [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "Aux cores in holding pattern", 10, 0
        ALIGN
        B       %FT25
      ]
20
      [ HALDebug
        BL       HAL_DebugTXStrInline
        DCB      "Failed waking cores", 10, 0
        ALIGN
25
      ]

clear_ram
459 460 461 462 463
        ; Clear RAM
        ; v3 is start of RAM
        ; ip is end of RAM/start of ROM
        ; Note this code will clear the stack, but there shouldn't be anything on it yet anyway
        MOV     a1, ip
Ben Avison's avatar
Ben Avison committed
464
        LDR     v2, ARM_Base2
Ben Avison's avatar
Ben Avison committed
465 466 467
        MOV     a2, #0
        MOV     a3, #0
        MOV     a4, #0
468
        MOV     v1, #0
Ben Avison's avatar
Ben Avison committed
469 470 471 472
        MOV     v4, #0
        MOV     v5, #0
        MOV     v7, #0
        MOV     lr, #0
473

474 475 476 477 478
clear_lp1
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
        STMDB   a1!,{a2-a4,v1,v4,v5,v7,lr}
Ben Avison's avatar
Ben Avison committed
479 480
        TEQ     a1, v2
        LDREQ   a1, ARM_End
481 482
        CMP     a1, v3
        BHI     clear_lp1
Ben Avison's avatar
Ben Avison committed
483 484 485 486 487 488
        MOV     a1, #0  ; AddRAM reference handle (NULL for first call)
        Push    "a1, ip"
        LDR     a2, ARM_Base
        LDR     a3, ARM_End
        CMP     a3, ip
        MOVHI   a3, ip
489
 [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
490
        BL      HAL_DebugTXStrInline
491 492
        DCB     "HalStartup3 .. rst  rend",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
493 494 495 496
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
Ben Avison's avatar
Ben Avison committed
497
        MOV     a1, #0
498
 ]
Ben Avison's avatar
Ben Avison committed
499 500
        MVN     a4, #0
        CallOSM OS_AddRAM
Ben Avison's avatar
Ben Avison committed
501
        STR     a1, [sp] ; ref for next call
502

Ben Avison's avatar
Ben Avison committed
503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521
        MOV     a1, #0
        LDR     a2, ARM_Base2
        LDR     a3, [sp, #4]
        CMP     a3, a2
        BLS     %FT01 ; no second block of RAM
 [ HALDebug
        BL      HAL_DebugTXStrInline
        DCB     "HalStartup4 .. rst  rend",10,0
        ALIGN
        MOV     a1, a2
        BL      HAL_DebugHexTX4
        MOV     a1, a3
        BL      HAL_DebugHexTX4
        MOV     a1, #0
 ]
        MVN     a4, #0
        CallOSM OS_AddRAM
        STR     a1, [sp] ; ref for next call
01
522

Ben Avison's avatar
Ben Avison committed
523
        ; OS kernel informed of RAM areas
524

ROOL's avatar
ROOL committed
525 526 527 528 529
        LDR     a2, PeriBase
        ADD     a2, a2, #PM_Base
        LDR     a2, [a2, #PM_RSTS] ; consider reset status
        TST     a2, #PM_RSTS_HADPOR

Ben Avison's avatar
Ben Avison committed
530
        Pull    "a4,ip"      ; a4 = ref from last AddRAM
531
        MOV     a1, #OSStartFlag_RAMCleared
ROOL's avatar
ROOL committed
532
        ORRNE   a1, a1, #OSStartFlag_POR
533
        ADRL    a2, HAL_Base + OSROM_HALSize       ; a2 -> RISC OS image
Jeffrey Lee's avatar
Jeffrey Lee committed
534 535
        CPUDetect a3
        ADRCCL  a3, HALdescriptor
Ben Avison's avatar
Ben Avison committed
536 537
        ADREQL  a3, QA7_HALdescriptor
        ADRHIL  a3, VC6_HALdescriptor
538 539 540

        CallOSM OS_Start

Ben Avison's avatar
Ben Avison committed
541
        ; OS_Start doesn't return....invokes HAL_Init after MMU activation
542

543 544 545 546 547 548 549
holding_pattern
        ; Auxilliary cores arrive here
        ; First, work out who we are
        MRC     p15, 0, a1, c0, c0, 5 ; Read MPIDR
        AND     a1, a1, #3            ; Extract core number (should be 1-3)
      [ HALDebug
        DSB
550 551 552
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836+UART_Base
        LDRHI   a2, =IO_Base_BCM2838+UART_Base
553 554 555 556 557
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
        DSB
        ; Clear our mailbox register
558 559 560
        CPUDetect a2
        LDREQ   a2, =INT_BASE_BCM2836
        LDRHI   a2, =INT_BASE_BCM2838
561 562 563 564 565 566 567 568 569 570 571 572
        ADD     a3, a2, #QA7_CORE0_MBOX0_SET
        ADD     a3, a3, a1, LSL #2    ; Box to reply to core 0 on
        ADD     a4, a2, #QA7_CORE0_MBOX3_RDCLR
        ADD     a4, a4, a1, LSL #4    ; Box to receive instructions via
        MVN     v1, #0
        STR     v1, [a4]
        DSB
        ; Let the master core know that we're here
        STR     pc, [a3]              ; Any non-zero should do
        ; Now wait for further instruction
10
        WFE
573
        LDR     v1, [a4]
574 575 576 577
        CMP     v1, #0
        BEQ     %BT10
      [ HALDebug
        DSB
578 579 580
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836+UART_Base
        LDRHI   a2, =IO_Base_BCM2838+UART_Base
581 582 583
        ADD     a3, a1, #'0'
        STRB    a3, [a2, #UARTDR]
      ]
584 585 586 587 588 589 590 591 592 593 594 595
        ; Ensure the GIC is enabled
        CPUDetect a1
        BLS     %FT20
        LDR     v2, =INT_BASE_BCM2838+GICC_Base
        MOV     a1, #&FF
        STR     a1, [v2, #GICC_PMR] ; Highest PMR value = any priority interrupt will pass the test
        MOV     a1, #3
        STR     a1, [v2, #GICC_BPR] ; gggg.ssss binary point? not used ATM
        ; Enable CPU interface
        MOV     a1, #&61
        STR     a1, [v2, #GICC_CTLR]
20
596
        ADR     lr, holding_pattern   ; Allow return to the holding pattern to simplify testing
597 598 599 600
        BX      v1

        LTORG

Ben Avison's avatar
Ben Avison committed
601 602
; Generate three HAL descriptors - one for ARM11 based systems, one for A7/A53
; and one for A72.
Jeffrey Lee's avatar
Jeffrey Lee committed
603
; This allows us to avoid extra overheads in some critical routines
Ben Avison's avatar
Ben Avison committed
604
; Entries created using 'VarEntry' will use either ARM11_$name, QA7_$name or VC6_$name
Jeffrey Lee's avatar
Jeffrey Lee committed
605 606 607 608 609 610 611 612

        GBLA    table_idx
        GBLA    entries
        GBLS    descriptor
        GBLS    table

table_idx SETA 0

Ben Avison's avatar
Ben Avison committed
613
        WHILE   table_idx < 3
Jeffrey Lee's avatar
Jeffrey Lee committed
614 615 616

 [ table_idx == 0
descriptor SETS "HALdescriptor"
Ben Avison's avatar
Ben Avison committed
617
 ELIF table_idx == 1
Jeffrey Lee's avatar
Jeffrey Lee committed
618
descriptor SETS "QA7_HALdescriptor"
Ben Avison's avatar
Ben Avison committed
619 620
 |
descriptor SETS "VC6_HALdescriptor"
Jeffrey Lee's avatar
Jeffrey Lee committed
621
 ]
622

Jeffrey Lee's avatar
Jeffrey Lee committed
623 624 625
table SETS "$descriptor._EntryTable"

$table DATA
626 627
        HALEntry HAL_Init

Ben Avison's avatar
Ben Avison committed
628 629
        VarEntry HAL_IRQEnable
        VarEntry HAL_IRQDisable
630
        VarEntry HAL_IRQClear
Ben Avison's avatar
Ben Avison committed
631 632 633 634 635
        VarEntry HAL_IRQSource
        VarEntry HAL_IRQStatus
        VarEntry HAL_FIQEnable
        VarEntry HAL_FIQDisable
        VarEntry HAL_FIQDisableAll
636
        VarEntry HAL_FIQClear
Ben Avison's avatar
Ben Avison committed
637 638
        VarEntry HAL_FIQSource
        VarEntry HAL_FIQStatus
639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665

        HALEntry HAL_Timers
        HALEntry HAL_TimerDevice
        HALEntry HAL_TimerGranularity
        HALEntry HAL_TimerMaxPeriod
        HALEntry HAL_TimerSetPeriod
        HALEntry HAL_TimerPeriod
        HALEntry HAL_TimerReadCountdown

        HALEntry HAL_CounterRate
        HALEntry HAL_CounterPeriod
        HALEntry HAL_CounterRead
        HALEntry HAL_CounterDelay

        HALEntry HAL_NVMemoryType
        HALEntry HAL_NVMemorySize
        HALEntry HAL_NVMemoryPageSize
        HALEntry HAL_NVMemoryProtectedSize
        HALEntry HAL_NVMemoryProtection
        NullEntry ; HAL_NVMemoryIICAddress
        HALEntry HAL_NVMemoryRead
        HALEntry HAL_NVMemoryWrite

        HALEntry HAL_IICBuses
        HALEntry HAL_IICType
        NullEntry ; HAL_IICSetLines
        NullEntry ; HAL_IICReadLines
666
        NullEntry ; HAL_IICDevice
667 668 669
        HALEntry HAL_IICTransfer
        HALEntry HAL_IICMonitorTransfer

670 671 672 673 674 675 676 677 678 679 680 681 682 683 684
        NullEntry ; HAL_VideoFlybackDevice
        NullEntry ; HAL_VideoSetMode
        NullEntry ; HAL_VideoWritePaletteEntry
        NullEntry ; HAL_VideoWritePaletteEntries
        NullEntry ; HAL_VideoReadPaletteEntry
        NullEntry ; HAL_VideoSetInterlace
        NullEntry ; HAL_VideoSetBlank
        NullEntry ; HAL_VideoSetPowerSave
        NullEntry ; HAL_VideoUpdatePointer
        NullEntry ; HAL_VideoSetDAG
        NullEntry ; HAL_VideoVetMode
        NullEntry ; HAL_VideoPixelFormats
        NullEntry ; HAL_VideoFeatures
        NullEntry ; HAL_VideoBufferAlignment
        NullEntry ; HAL_VideoOutputFormat
685

Ben Avison's avatar
Ben Avison committed
686
        VarEntry HAL_IRQProperties
Jeffrey Lee's avatar
Jeffrey Lee committed
687 688 689 690 691 692 693
      [ table_idx == 0
        NullEntry
        NullEntry
        NullEntry
        NullEntry
        NullEntry
      |
Ben Avison's avatar
Ben Avison committed
694 695 696 697 698
        VarEntry HAL_IRQSetCores
        VarEntry HAL_IRQGetCores
        VarEntry HAL_CPUCount
        VarEntry HAL_CPUNumber
        VarEntry HAL_SMPStartup
Jeffrey Lee's avatar
Jeffrey Lee committed
699
      ]
700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727

        HALEntry HAL_MachineID

        HALEntry HAL_ControllerAddress
        HALEntry HAL_HardwareInfo
        HALEntry HAL_SuperIOInfo
        HALEntry HAL_PlatformInfo
        NullEntry ; HALEntry HAL_CleanerSpace

        HALEntry HAL_UARTPorts
        HALEntry HAL_UARTStartUp
        HALEntry HAL_UARTShutdown
        HALEntry HAL_UARTFeatures
        HALEntry HAL_UARTReceiveByte
        HALEntry HAL_UARTTransmitByte
        HALEntry HAL_UARTLineStatus
        HALEntry HAL_UARTInterruptEnable
        HALEntry HAL_UARTRate
        HALEntry HAL_UARTFormat
        HALEntry HAL_UARTFIFOSize
        HALEntry HAL_UARTFIFOClear
        HALEntry HAL_UARTFIFOEnable
        HALEntry HAL_UARTFIFOThreshold
        HALEntry HAL_UARTInterruptID
        HALEntry HAL_UARTBreak
        HALEntry HAL_UARTModemControl
        HALEntry HAL_UARTModemStatus
        HALEntry HAL_UARTDevice
728
        HALEntry HAL_UARTDefault
729

730
      [ Debug
731 732
        HALEntry HAL_DebugRX
        HALEntry HAL_DebugTX
733 734 735 736
      |
        NullEntry ; HAL_DebugRX
        NullEntry ; HAL_DebugTX
      ]
737 738

        NullEntry ; HAL_PCIFeatures
739 740 741 742 743 744 745 746 747 748 749
      [ table_idx == 2
        HALEntry HAL_PCIReadConfigByte
        HALEntry HAL_PCIReadConfigHalfword
        HALEntry HAL_PCIReadConfigWord
        HALEntry HAL_PCIWriteConfigByte
        HALEntry HAL_PCIWriteConfigHalfword
        HALEntry HAL_PCIWriteConfigWord
        NullEntry ; HAL_PCISpecialCycle
        HALEntry HAL_PCISlotTable
        HALEntry HAL_PCIAddresses
      |
750 751 752 753 754 755 756 757 758
        NullEntry ; HAL_PCIReadConfigByte
        NullEntry ; HAL_PCIReadConfigHalfword
        NullEntry ; HAL_PCIReadConfigWord
        NullEntry ; HAL_PCIWriteConfigByte
        NullEntry ; HAL_PCIWriteConfigHalfword
        NullEntry ; HAL_PCIWriteConfigWord
        NullEntry ; HAL_PCISpecialCycle
        NullEntry ; HAL_PCISlotTable
        NullEntry ; HAL_PCIAddresses
759
      ]
760

761 762 763
        HALEntry HAL_PlatformName
        NullEntry
        NullEntry
764 765 766

        HALEntry HAL_InitDevices

767 768 769 770
        HALEntry HAL_KbdScanDependencies
        NullEntry
        NullEntry
        NullEntry
771 772 773

        HALEntry HAL_PhysInfo

774
        HALEntry HAL_Reset
775

Ben Avison's avatar
Ben Avison committed
776
        VarEntry HAL_IRQMax
777

778
        HALEntry HAL_USBControllerInfo
779
        NullEntry ; HAL_USBPortPower
780 781
        NullEntry ; HAL_USBPortIRQStatus
        NullEntry ; HAL_USBPortIRQClear
782
        NullEntry ; HAL_USBPortDevice
783

John Ballance's avatar
John Ballance committed
784
        HALEntry  HAL_TimerIRQClear
785 786 787 788
        NullEntry ; HAL_TimerIRQStatus

        HALEntry HAL_ExtMachineID

Jeffrey Lee's avatar
Jeffrey Lee committed
789 790 791 792 793 794 795 796 797 798 799 800
entries SETA    (.-$table)/4

$descriptor     DATA
        DCD     HALFlag_NCNBWorkspace
        DCD     HAL_Base - $descriptor
        DCD     OSROM_HALSize
        DCD     $table - $descriptor
        DCD     &$entries
        DCD     sizeof_workspace

table_idx SETA table_idx+1
        WEND
801 802 803 804 805 806

;--------------------------------------------------------------------------------------
; HAL Initialisation callback from OS kernel
;--------------------------------------------------------------------------------------

HAL_Init
Robert Sprowson's avatar
Robert Sprowson committed
807
        Push    "v5, lr"
808

Robert Sprowson's avatar
Robert Sprowson committed
809
        MOV     v5, a2
Ben Avison's avatar
Ben Avison committed
810
        BL      SetUpOSEntries
811

Jeffrey Lee's avatar
Jeffrey Lee committed
812
        CPUDetect a2
813
        LDRCC   a2, =IO_Base_BCM2835
Jeffrey Lee's avatar
Jeffrey Lee committed
814 815 816
        BCC     %FT05

        ; Map in the A7/A53 control logic
817
        MOV     a1, #L1_S
818 819 820
        LDREQ   a2, =INT_BASE_BCM2836
        LDRHI   a2, =INT_BASE_BCM2838
        LDR     a3, =INT_SIZE
Jeffrey Lee's avatar
Jeffrey Lee committed
821
        CallOS  OS_MapInIO
822
        STR     a1, IntBase
Jeffrey Lee's avatar
Jeffrey Lee committed
823

824 825 826
        CPUDetect a2
        LDREQ   a2, =IO_Base_BCM2836
        LDRHI   a2, =IO_Base_BCM2838
Jeffrey Lee's avatar
Jeffrey Lee committed
827 828
05
        ; Map in the main IO region
829 830
        MOVCC   a1, #0
        MOVCS   a1, #L1_S
831 832
        LDRLS   a3, =IO_Size_BCM2835
        LDRHI   a3, =IO_Size_BCM2838
833 834 835
        CallOS  OS_MapInIO
        STR     a1, PeriBase

836 837 838 839 840 841 842 843 844
        ; Map in the secondary IO region
        CPUDetect a2
        BLS     %FT06
        MOV     a1, #L1_S
        LDR     a2, =IO_Base2_BCM2838
        LDR     a3, =IO_Size2_BCM2838
        CallOS  OS_MapInIO
        STR     a1, PeriBase2
06
845 846 847 848 849 850 851 852 853 854
        ; Recover various values that are now trapped in ROM from when the workspace
        ; and ROM overlapped prior to relocation. Copy them into RW memory at sb.
        ADRL    a4, workspace           ; where they are post ROM relocation

        LDR     a1, [a4, #:INDEX:FB_CacheMode]
        STR     a1, FB_CacheMode        ; GPU cache mode

        LDR     a3, [a4, #:INDEX:VC_Size]
        LDR     a2, [a4, #:INDEX:VC_Base]
        LDR     a1, [a4, #:INDEX:ARM_Base]
Ben Avison's avatar
Ben Avison committed
855
        LDR     ip, [a4, #:INDEX:ARM_End]
856 857
        STR     a3, VC_Size
        STR     a2, VC_Base
858
        STR     a1, ARM_Base
Ben Avison's avatar
Ben Avison committed
859 860 861 862 863
        STR     ip, ARM_End
        LDR     a1, [a4, #:INDEX:ARM_Base2]
        LDR     ip, [a4, #:INDEX:ARM_End2]
        STR     a1, ARM_Base2
        STR     ip, ARM_End2
864 865 866 867

        LDR     a3, [a4, #:INDEX:Board_Model]
        LDR     a2, [a4, #:INDEX:Board_Revision]
        LDR     a1, [a4, #:INDEX:ARM_DMAChannels]
868
        LDR     ip, [a4, #:INDEX:SafetyCatch]
869 870 871
        STR     a3, Board_Model
        STR     a2, Board_Revision
        STR     a1, ARM_DMAChannels
872
        STR     ip, SafetyCatch
873

Robert Sprowson's avatar
Robert Sprowson committed
874 875 876 877 878
        ; Model is expected to be 0, to save checking it elsewhere halt
        ; if it looks wrong
        MOVS    a3, a3
        BNE     .

879 880 881 882 883 884 885 886 887 888 889 890 891 892
        LDR     a3, [a4, #:INDEX:EMMCClock]
        LDR     a2, [a4, #:INDEX:CoreClock]
        STR     a3, EMMCClock
        STR     a2, CoreClock

 [ Debug
        MOV     a1,#0                   ; start the uart ..we use it for debug
        BL      HAL_UARTStartUp         ; restart to capture logical io address
   [ HALDebug
        bl      HAL_DebugTXStrInline
        DCB     "HalStart from OS",10,0
        ALIGN
   ]
 ]
Robert Sprowson's avatar
Robert Sprowson committed
893
     [ HALDebug
894
        LDR     a1, VC_Base
Robert Sprowson's avatar
Robert Sprowson committed
895
        BL      HAL_DebugHexTX4
896
        LDR     a1, VC_Size
Robert Sprowson's avatar
Robert Sprowson committed
897
        BL      HAL_DebugHexTX4
898 899 900
        BL      HAL_DebugTXStrInline
        DCB     "VC memory",10,0
        ALIGN
Robert Sprowson's avatar
Robert Sprowson committed
901
     ]
John Ballance's avatar
John Ballance committed
902

Jeffrey Lee's avatar
Jeffrey Lee committed
903
        ; Get the physical address of NCNB workspace
Robert Sprowson's avatar
Robert Sprowson committed
904 905
        ; v5 -> start of NCNB workspace
        STR     v5, NCNBAddr
906

Robert Sprowson's avatar
Robert Sprowson committed
907
        MOV     a1, v5
Ben Avison's avatar
Ben Avison committed
908
        CallOS  OS_LogToPhys
John Ballance's avatar
John Ballance committed
909
        LDR     a3, FB_CacheMode
Jeffrey Lee's avatar
Jeffrey Lee committed
910 911
        ORR     a1, a1, a3
        STR     a1, NCNBPhysAddr
John Ballance's avatar
John Ballance committed
912

913 914 915 916 917
        ; Try and initialise virtual GPIO buffer
        LDR     a1, =ARM2VC_Tag_GetVirtGPIOBuf
        MOV     a2, #4096               ; should only need a word, but request a whole page for safety (avoid getting caught out if they make the buffer bigger in future)
        LDR     a3, =ARM2VC_Tag_SetVirtGPIOBuf
        BL      GetVCBuffer
918
        STR     a1, VirtGPIOBuf
919

920
        BL      CMOS_Init
921 922 923 924 925 926
        ; initialise our interrupts
        CPUDetect a1
        ADR     lr, %FT50
        BHI     InterruptVC6_Init
        B       Interrupt_Init
50
927
        BL      Timer_Init
Ben Avison's avatar
Ben Avison committed
928
        BL      IIC_Init
929
        BL      PCI_Init
930

931
     [ HALDebug
Robert Sprowson's avatar
Robert Sprowson committed
932 933
        BL      HAL_DebugTXStrInline
        DCB     "HAL Init completed",10,0
Ben Avison's avatar
Ben Avison committed
934
        ALIGN
935 936
     ]

Robert Sprowson's avatar
Robert Sprowson committed
937
        Pull    "v5, pc"
938

939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977
; Initialise the simulated CMOS.
CMOS_Init ROUT
        Push    "v1, lr"
        ADRL    a1, workspace           ; where it got relocated to
        ADD     v1, a1, #:INDEX:SimulatedCMOS
        LDR     a4, [v1, #?SimulatedCMOS - 4]
        SUB     a4, a4, #500            ; Check version word is from RISC OS 5
        CMP     a4, #100
        BHS     %FT10

        ; Now we need to take the logical CMOS file order and make it physical
        ; The resulting layout from logical is [F0-FF][C0-EF][00-BF][100-END]
        ADR     a1, SimulatedCMOS
        ADD     a2, v1, #&F0
        MOV     a3, #16*1
        BL      memcpy
        ADD     a1, a1, #16*1
        ADD     a2, v1, #&C0
        MOV     a3, #16*3
        BL      memcpy
        ADD     a1, a1, #16*3
        ADD     a2, v1, #0
        MOV     a3, #16*12
        BL      memcpy
        ADD     a1, a1, #16*12
        ADD     a2, v1, #&100
        MOV     a3, #?SimulatedCMOS - 4 - &100
        BL      memcpy
        Pull    "v1, pc"
10
        ADR     a1, SimulatedCMOS
        MOV     a2, #-1                 ; Zap it to a known blank state
        LDR     a3, =?SimulatedCMOS - 4
20
        STR     a2, [a1, a3]
        SUBS    a3, a3, #4
        BPL     %BT20
        Pull    "v1, pc"

978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010
; Initialise and relocate the entry table.
SetUpOSEntries  ROUT
        STR     a1, OSheader
        LDR     a2, [a1, #OSHdr_NumEntries]
        CMP     a2, #HighestOSEntry+1
        MOVHI   a2, #HighestOSEntry+1

        ADRL    a3, OSentries
        LDR     a4, [a1, #OSHdr_Entries]
        ADD     a4, a4, a1

05      SUBS    a2, a2, #1
        LDR     ip, [a4, a2, LSL #2]
        ADD     ip, ip, a4
        STR     ip, [a3, a2, LSL #2]
        BNE     %BT05

        MOV     pc, lr

HAL_ControllerAddress
        MOV     a1, #0
        MOV     pc, lr

HAL_HardwareInfo
        LDR     ip, =&FFFFFF00
        STR     ip, [a1]
        MOV     ip, #0
        STR     ip, [a2]
        LDR     ip, =&00FFFF00
        STR     ip, [a3]
        MOV     pc, lr

HAL_PlatformInfo
1011 1012 1013
        CPUDetect ip
        MOVHI   ip, #2_10010    ; no podules, PCI cards, no multi CPU, no soft off, and soft ROM
        MOVLS   ip, #2_10000    ; no podules, no PCI cards, no multi CPU, no soft off, and soft ROM
1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025
        STR     ip, [a2]
        MOV     ip, #2_11111    ; mask of valid bits
        STR     ip, [a3]
        MOV     pc, lr

HAL_SuperIOInfo
        MOV     ip, #0
        STR     ip, [a1]
        STR     ip, [a2]
        MOV     pc, lr

HAL_MachineID
1026 1027 1028 1029
;        ADR     ip, MachAD
        LDR     ip, MachAD
        LDMIA   ip, {a1, a2}
        mov     pc, lr
1030

1031
MachAD  DCD     :INDEX:workspace + :INDEX:MachineID
1032 1033 1034

HAL_ExtMachineID
        MOVS    ip, a1
1035
        MOV     a1, #0
1036 1037 1038
        MOV     pc, lr

HAL_Reset
1039 1040 1041
        MRS     a1, CPSR
        ORR     a1, a1, #I32_bit+F32_bit ; paranoia, don't allow reset to be interrupted
        MSR     CPSR_c, a1
1042 1043
        LDR     a1, PeriBase
        ADD     a1, a1, #PM_Base
1044
        DoMemBarrier a3
ROOL's avatar
ROOL committed
1045
        LDR     a2, [a1, #PM_RSTC]
1046
        MOV     a3, #PM_Password
ROOL's avatar
ROOL committed
1047 1048
        BIC     a2, a2, #PM_RSTC_WRCFG_MASK
        ORR     a2, a2, #PM_RSTC_WRCFG_FULLRST
1049 1050
        ORR     a2, a2, a3
        ADD     a3, a3, #10
ROOL's avatar
ROOL committed
1051 1052
        STR     a3, [a1, #PM_WDOG]
        STR     a2, [a1, #PM_RSTC]
1053
        B       .
1054

1055 1056
HAL_PhysInfo    ROUT
        TEQ     a1, #PhysInfo_GetTableSize
Ben Avison's avatar
Ben Avison committed
1057 1058 1059 1060 1061 1062 1063 1064
        BNE     %FT01
        CPUDetect a2
        MOVLS   a1, #524288 ; Two pages in each byte, so (2^32)/(4096*2)
        MOVHI   a1, #4194304 ; Two pages in each byte, so (2^35)/(4096*2)
        STR     a1, [a2]
        MVN     a1, #0
        MOV     pc, lr
01
1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077
        TEQ     a1, #PhysInfo_HardROM
        MOVEQ   a1, #0 ; No hard ROM
        MOVEQ   a2, #0
        STMEQIA a3, {a1-a2}
        MVNEQ   a1, #0
        MOVEQ   pc, lr

        TEQ     a1, #PhysInfo_WriteTable
        MOVNE   a1, #0
        MOVNE   pc, lr

        Push    "v1-v5,lr"
        LDR     v1, ARM_Base
Ben Avison's avatar
Ben Avison committed
1078 1079
        LDR     v2, ARM_End2
        SUB     v2, v2, #1 ; make inclusive
1080 1081 1082 1083 1084 1085
        STMIA   a3, {v1-v2} ; All RAM the OS knows about will be here
        ; Majority of table is unused, so prefill it
        LDR     v3, =&88888888 ; Unused regions (or RAM)
        MOV     a1, v3
        MOV     a3, v3
        MOV     a4, v3
Ben Avison's avatar
Ben Avison committed
1086 1087
        CPUDetect v5
        BHI     Pi4_PhysInfo
1088 1089 1090 1091 1092 1093
        ADD     v4, a2, #524288
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
Jeffrey Lee's avatar
Jeffrey Lee committed
1094
        CPUDetect v5
1095
        SUB     a2, a2, #524288-(IO_Base_BCM2835>>13)
1096
        ADDEQ   a2, a2, #(IO_Base_BCM2836-IO_Base_BCM2835)>>13
1097 1098 1099 1100
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
1101 1102 1103 1104
        ADDLO   v5, a2, #IO_Size_BCM2835>>13
        ASSERT  IO_Base_BCM2836+IO_Size_BCM2835 = INT_BASE_BCM2836
        ADDEQ   v5, a2, #(IO_Size_BCM2835+INT_SIZE)>>13
        ASSERT  INT_SIZE :AND: ((2<<17)-1) = 0 ; 2 pages per table byte, 16 table bytes per iteration = 2^17 RAM bytes per iteration
1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #524288
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        MVN     a1, #0
        Pull    "v1-v5,pc"
1121

Ben Avison's avatar
Ben Avison committed
1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160
Pi4_PhysInfo
        ADD     v4, a2, #4194304
10
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT10
        ; Fill in IO region
        SUB     a2, a2, #4194304
        ADD     a2, a2, #IO_Base2_BCM2838>>13
        ORR     a1, a1, a1, LSR #1 ; Pattern for IO regions
        ORR     a3, a3, a3, LSR #1
        ORR     a4, a4, a4, LSR #1
        ORR     v3, v3, v3, LSR #1
        ADD     v5, a2, #(IO_Size2_BCM2838+IO_Size_BCM2838+INT_SIZE)>>13
        ASSERT  INT_SIZE :AND: ((2<<17)-1) = 0 ; 2 pages per table byte, 16 table bytes per iteration = 2^17 RAM bytes per iteration
20
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT20
        ; VC memory is effectively IO, so fill it in as such
        SUB     a2, v4, #4194304
        LDR     v1, VC_Base
        LDR     v2, VC_Size
        ADD     a2, a2, v1, LSR #13
        ADD     v5, a2, v2, LSR #13
30
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v5
        BLO     %BT30
        ; Pi 4 features a PCIe bus in the top 8 GB, fill it in as IO too
        SUB     a2, v4, #4194304-((PCIe_Base_Hi<<(32-13)) + (PCIe_Base_Lo>>13))
        ASSERT  4194304 = ((PCIe_Base_Hi + PCIe_Size_Hi)<<(32-13)) + ((PCIe_Base_Lo + PCIe_Size_Lo)>>13)
40
        STMIA   a2!, {a1,a3,a4,v3}
        CMP     a2, v4
        BLO     %BT40
        MVN     a1, #0
        Pull    "v1-v5,pc"

1161

1162 1163 1164
HAL_Null
        MOV     pc, lr

1165
HAL_InitDevices
1166
        STR     lr, [sp, #-4]!
1167
        BL      Video_InitDevices ; Must be before DMA_InitDevices
1168
        BL      SDIO_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
1169
        BL      DMA_InitDevices
1170 1171
        BL      GPIO_InitDevices
        BL      VCHIQ_InitDevices
Jeffrey Lee's avatar
Jeffrey Lee committed
1172
        BL      RTC_InitDevices
1173
        BL      SPI_InitDevices
1174
        BL      Touch_InitDevices