Commit cab36754 authored by Ben Avison's avatar Ben Avison
Browse files

Updates to Hdr:CPU.Generic32

Detail:
  Added definitions of new CPSR bits and moitor mode in newer ARM cores
Admin:
  Used in OMAP3 builds, but needs to be on the trunk because the Debugger
  module will use the definitions in other builds.

Version 1.68. Tagged as 'HdrSrc-1_68'
parent 44a5cb1d
/* (1.67)
/* (1.68)
*
* This file is automatically maintained by srccommit, do not edit manually.
* Last processed by srccommit version: 1.1.
*
*/
#define Module_MajorVersion_CMHG 1.67
#define Module_MajorVersion_CMHG 1.68
#define Module_MinorVersion_CMHG
#define Module_Date_CMHG 08 May 2009
#define Module_Date_CMHG 17 May 2009
#define Module_MajorVersion "1.67"
#define Module_Version 167
#define Module_MajorVersion "1.68"
#define Module_Version 168
#define Module_MinorVersion ""
#define Module_Date "08 May 2009"
#define Module_Date "17 May 2009"
#define Module_ApplicationDate "08-May-09"
#define Module_ApplicationDate "17-May-09"
#define Module_ComponentName "HdrSrc"
#define Module_ComponentPath "castle/RiscOS/Sources/Programmer/HdrSrc"
#define Module_FullVersion "1.67"
#define Module_HelpVersion "1.67 (08 May 2009)"
#define Module_LibraryVersionInfo "1:67"
#define Module_FullVersion "1.68"
#define Module_HelpVersion "1.68 (17 May 2009)"
#define Module_LibraryVersionInfo "1:68"
......@@ -35,6 +35,15 @@ Included_Hdr_CPU_Generic32 SETL {TRUE}
; New positions of bits in 32-bit PSR
Q32_bit * 1 :SHL: 27
IT32_bits * &0600FC00
J32_bit * 1 :SHL: 24
GE3_bit * 1 :SHL: 19
GE2_bit * 1 :SHL: 18
GE1_bit * 1 :SHL: 17
GE0_bit * 1 :SHL: 16
GE32_bits * 2_1111 :SHL: 16
E32_bit * 1 :SHL: 9
A32_bit * 1 :SHL: 8
I32_bit * 1 :SHL: 7
F32_bit * 1 :SHL: 6
T32_bit * 1 :SHL: 5
......@@ -52,12 +61,17 @@ USR32_mode * 2_10000
FIQ32_mode * 2_10001
IRQ32_mode * 2_10010
SVC32_mode * 2_10011
MON32_mode * 2_10110
ABT32_mode * 2_10111
UND32_mode * 2_11011
SYS32_mode * 2_11111
; New register names
r13_mon RN 13
r14_mon RN 14
lr_mon RN 14
r13_abort RN 13
r14_abort RN 14
lr_abort RN 14
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment